MRV’s SFP-10GD-LR 10 Gbps Enhanced Small Form Factor Pluggable SFP+ transceivers are designed for use in 10-Gigabit Ethernet
and 10 Gigabit Fibre Channel links up to 10km over single-mode fiber. They are compliant with SFF-8431, SFF-8432 and IEEE 802.3ae
10GBASE-LR/LW. Digital diagnostics functions are available via a 2-wire serial interface, as specified in SFF-8472. The
SFP-10GD-LR
is
a “limiting module”, i.e., it employs a limiting receiver. Host board designers using an EDC PHY IC should follow the IC manufacturer’s
recommended settings for interoperating the host-board EDC PHY with a limiting receiver SFP+ module. The transceiver is RoHS
compliant and lead free per Directive 2002/95/EC.
Absolute Maximum Ratings*
Parameter
Maximum Supply Voltage
Case Operating Temperature
Storage Temperature
Relative Humidity (Non-Condensing)
Symbol
Vcc
TA
TS
RH
Minimum
-0.5
-5
-40
0
Typical
-
-
-
-
Maximum
4.0
70
85
85
Unit
V
ºC
ºC
%
Note
-
-
-
-
*Exceeding the limits listed in the table may damage the transceiver module permanently
Electrical Specifications
Parameter
Supply Voltage
Supply Current
Transmitter
Input Differential Impedance
Differential Data Input Swing
Transmit Disable Voltage
Transmit Enable Voltage
Receiver
Differential Data Output Swing
Output Rise Time, Fall Time
LOS Fault
LOS Normal
Power Supply Noise Tolerance
Notes:
1.
2.
3.
4.
5.
6.
V out, pp
t
r,
t
f
V
LOS fault
V
LOS norm
VccT/ VccR
300
28
2
Vee
-
-
-
-
Per SFF-8431 Rev 2.1
850
-
Vcc
HOST
Vee+0.8
mV
ps
V
V
mVpp
2, 6
3
4
4
5
R
in
V in, pp
V
D
V
EN
-
180
2
Vee
100
-
-
-
-
700
Vcc
Vee+0.8
Ω
mV
V
V
1
-
-
-
Symbol
Vcc
Icc
Minimum
3.14
-
Typical
3.30
200
Maximum
3.46
285
Unit
V
mA
Note
-
-
Connected directly to TX data input pins. AC coupling from pins into laser driver IC.
Into 100Ω differential termination.
20 – 80 % . Measured with Module Compliance Test Board and OMA test pattern. Use of four 1’s and four 0’s in sequence in the
PRBS 9 is an acceptable alternative. SFF-8431 Rev 2.1
LOS is an open collector output. Should be pulled up with 4.7kΩ – 10kΩ on the host board. Normal operation is logic 0; loss of
signal is logic 1.
See section 2.8.3 of SFF-8431. Rev 2.1
The SFP-10GD-LR is a “limiting module”, i.e., it employs a limiting receiver. Host board designers using an EDC PHY IC should
follow the IC manufacturer’s recommended settings for interoperating the host-board EDC PHY with a limiting receiver SFP+
module.
1
Datasheet
Pin Descriptions
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Notes:
1.
2.
Function
V
EET
T
FAULT
T
DIS
SDA
SCL
MOD_ABS
RS0
RX_LOS
RS1
V
EER
V
EER
RD-
RD+
V
EER
V
CCR
V
CCT
V
EET
TD+
TD-
V
EET
Name/Description
Transmitter Ground
Transmitter Fault
Transmitter Disable. Laser output disabled on high or open.
2-wire Serial Interface Data Line
2-wire Serial Interface Clock Line
Module Absent. Grounded within the module.
Rate Select 0. Not Used.
Loss of Signal indication. Logic 0 indicates normal operation.
Rate Select 1. Not Used.
Receiver Ground
Receiver Ground
Receiver Inverted DATA out. AC Coupled.
Receiver Non-inverted DATA out. AC Coupled.
Receiver Ground
Receiver Power Supply
Transmitter Power Supply
Transmitter Ground
Transmitter Non-Inverted DATA in. AC Coupled.
Transmitter Inverted DATA in. AC Coupled.
Transmitter Ground
1
1
1
Note
1
2
3
2
2
2
4
5
4
1
1
3.
4.
5.
Circuit ground is internally isolated from chassis ground.
T
FAULT
is an open collector/drain output, which should be pulled up with a 4.7k – 10k Ohms resistor on the host board if
intended for use. Pull up voltage should be between 2.0V to Vcc + 0.3V. A high output indicates a transmitter fault caused
by either the TX bias current or the TX output power exceeding the preset alarm thresholds. A low output indicates normal
operation. In the low state, the output is pulled to <0.8V.
Laser output disabled on T
DIS
>2.0V or open, enabled on T
DIS
<0.8V.
Internally pulled down per SFF-8431 Rev 2.0
LOS is open collector output. Should be pulled up with 4.7kΩ – 10kΩ on host board to a voltage between 2.0V and 3.6V. Logic
0 indicates normal operation; logic 1 indicates loss of signal.
Diagram of Host Board Connector Block Pin Numbers and Names
VeeT
1
VeeT
TD-
2
TX_Fault
TD+
3
TX_Disable
VeeT
4
SDA
VccT
20
19
18
17
16
Towards
Bezel
5
SCL
VccR
15
6
MOD_ABS
VeeR
14
Towards
ASIC
7
RS0
RD+
13
8
RX_LOS
RD-
12
9
RS1
VeeR
11
VeeR
10
2
Datasheet
Optical Specifications
Parameter
Transmitter
Optical Modulation Amplitude (OMA)
Average Launch Power
Optical Wavelength
Side-Mode Suppression Ratio
Optical Extinction Ratio
Transmitter and Dispersion Penalty
Average Launch Power of OFF Transmitter
Tx Jitter
Relative Intensity Noise
Receiver
Receiver Sensitivity (OMA) @ 10.3Gbps
Stressed Receiver Sensitivity (OMA) @ 10.3Gbps
Average Receiver Power
Optical Center Wavelength
Receiver Reflectance
LOS De-Assert
LOS Assert
LOS Hysteresis
Notes:
1.
2.
3.
R
SENS1
R
SENS2
P
AVE
λ
C
R
rx
LOS
D
LOS
A
-
-
-
-14.2
1260
-
-
-30
0.5
-
-
-
-
-
-
-
-
-12.6
-10.3
+ 0.5
1600
-12
-17
-
-
dBm
dBm
dBm
nm
dB
dBm
dBm
dB
2
3
-
-
-
-
-
-
P
OMA
P
AVE
λ
SMSR
ER
TDP
P
off
Tx
j
RIN
-
-5.2
-8.2
1260
30
3.5
-
-
-
-
-
-
-
-
-
-
-
0.5
1355
-
-
3.2
-30
-128
dBm
dBm
nm
dB
dB
dB
dBm
dB/Hz
-
1
-
-
-
-
-
-
-
Symbol
Minimum
Typical
Maximum
Unit
Note
Per IEEE 802.3ae requirements
Average Power figures are informative only, per IEEE802.3ae.
Valid between 1260 and 1355 nm. Measured with worst ER; BER<10
-12
; 2
31
– 1 PRBS.
Valid between 1260 and 1355 nm. Per IEEE 802.3ae.
General Specifications
Parameter
Bit Rate
Bit Error Ratio
Max. Supported Link Length
Notes:
1.
2.
Symbol
BR
BER
S
MAX
Minimum
9.95
-
-
Typical
10.3
-
10
Maximum
10.52
10
-12
-
Unit
Gbps
-
km
Note
1
2
1
10GBASE-LR, 10GBASE-LW, 10G Fibre Channel
Tested with a 2
31
– 1 PRBS
Environmental Specifications
Parameter
Case Operating Temperature
Storage Temperature
Regulatory and Industry Compliances
MRV transceivers are Class 1 Laser Products and comply with US FDA regulations. These products are certified by TÜV and CSA to meet the
Class 1 eye safety requirements of EN (IEC) 60825 and the electrical safety requirements of EN (IEC) 60950. Copies of certificates are available
at MRV Corporation upon request.
Symbol
Top
Tsto
Minimum
-5
-40
Typical
-
-
Maximum
70
85
Unit
ºC
ºC
Note
-
-
3
Datasheet
Digital Diagnostics Functions
MRV’s SFP-10GD-LR SFP+ transceivers support the 2-wire serial communication protocol as defined in the SFF-8472. It is very closely
related to the E
2
PROM defined in the GBIC standard, with the same electrical specifications.
The standard SFP serial ID provides access to identification information that describes the transceiver’s capabilities, standard interfaces,
manufacturer, and other information.
Additionally, MRV’s SFP+ transceivers provide a enhanced digital diagnostic monitoring interface, which allows real-time access to
device operating parameters such as transceiver temperature, laser bias current, transmitted optical power, received optical power
and transceiver supply voltage. It also defines a sophisticated system of alarm and warning flags, which alerts end-users when
particular operating parameters are outside of a factory set normal range.
The SFP MSA defines a 256-byte memory map in E
2
PROM that is accessible over a 2-wire serial interface at the 8 bit address 1010000X
(A0h). The digital diagnostic monitoring interface makes use of the 8 bit address 1010001X (A2h), so the originally defined serial ID
memory map remains unchanged. The interface is identical to, and is thus fully backward compatible with both the GBIC Specification
and the SFP Multi Source Agreement.
The operating and diagnostics information is monitored and reported by a Digital Diagnostics Transceiver Controller (DDTC) inside
the transceiver, which is accessed through a 2-wire serial interface. When the serial protocol is activated, the serial clock signal (SCL,
Mod Def 1) is generated by the host. The positive edge clocks data into the SFP transceiver into those segments of the E
2
PROM
that are not write-protected. The negative edge clocks data from the SFP transceiver. The serial data signal (SDA, Mod Def 2) is bi-
directional for serial data transfer. The host uses SDA in conjunction with SCL to mark the start and end of serial protocol activation.
The memories are organized as a series of 8-bit data words that can be addressed individually or sequentially.
For more information, please see the SFP MSA documentation.
SFP-10GD-LR transceivers can be used in host systems that require either internally or externally calibrated digital diagnostics.
Digital Diagnostics Specifications
Parameter
Accuracy
Internally Measured Transceiver Temperature
Internally Measured Transceiver Supply Voltage
Measured TX Bias Current
Measured TX Output Power
Measured RX Received Average Optical Power
Dynamic Range for Rated Accuracy
Internally Measured Transceiver Temperature
Internally Measured Transceiver Supply Voltage
Measured TX Bias Current
Measured TX Output Power
Measured RX Received Average Optical Power
Max Reporting Range
Internally Measured Transceiver Temperature
Internally Measured Transceiver Supply Voltage
Measured TX Bias Current
Measured TX Output Power
Measured RX Received Average Optical Power
Notes:
1.
DD
Temperature
DD
Voltage
DD
Bias
DD
Tx-Power
DD
Rx-Power
-40
2.8
0
-10
-22
-
-
-
-
-
125
4.0
20
+2
+2
ºC
V
mA
dBm
dBm
-
-
-
-
-
DD
Temperature
DD
Voltage
DD
Bias
DD
Tx-Power
DD
Rx-Power
-5
3.1
0
-8.2
-14.2
-
-
-
-
-
70
3.5
TBD
0.5
0.5
ºC
V
mA
dBm
dBm
-
-
-
-
-
Δ DD
Temperature
Δ DD
Voltage
Δ DD
Bias
Δ DD
Tx-Power
Δ DD
Rx-Power
-
-
-
-
-
-
-
-
-
-
3
3
10
2
2
ºC
%
%
dB
dB
-
-
1
-
-
Symbol
Min
Typical
Max
Unit
Note
Accuracy of Measured Tx Bias Current is 10% of the actual Bias Current from the laser driver to the laser.
4
Datasheet
Mechanical Dimensions
Mechanical Specifications
MRV’s SFP-10GD-SX SFP+ transceivers are compatible with the SFF-8432 specification for improved pluggable form factor.
Bail color is beige.
Ordering Information
Max. Link
Length (km)
0 -10
Wavelength
(nm)
Description
Data Rate
SFP-10GD-LR
SFP+ Transceiver Single-Mode
9.95 - 10.52 Gbps
1310
MRV has more than 50 offices throughout the world. Addresses, phone numbers and fax numbers are listed at www.mrv.com.
Please e-mail us at
sales@mrv.com
or call us for assistance.
MRV Los Angeles
20415 Nordhoff St.
Chatsworth, CA 91311
800-338-5316
818-773-0900
MRV Boston
295 Foster St.
Littleton, MA 01460
800-338-5316
978-952-4700
MRV International
Business Park Moerfelden
Waldeckerstrasse 13
64546 Moerfelden-Walldorf
Germany
Tel. (49) 6105/2070
Fax (49) 6105/207-100
All statements, technical information and recommendations related to the products herein are based upon information believed to be reliable or accurate. However, the
accuracy or completeness thereof is not guaranteed, and no responsibility is assumed for any inaccuracies. Please contact MRV Communications for more information.
MRV Communications and the MRV Communications logo are trademarks of MRV Communications, Inc. Other trademarks are the property of their respective holders.
The resource files of Freertos+fat are available on the official website. I hope those who have transplanted it on STM32 can give me a routine or idea. Thank you very much:)...
I mainly study Silicon Labs chips. I have some basic knowledge of programming and a little knowledge of electronic circuits. I am looking for the best teacher who can develop microcontrollers in Xiame...
[b]HPS_LED_HEX[font=宋体]Code Interpretation[/font][/b] [font=宋体] [/font] [font=宋体]I have just started to learn SOC. [/font][font=宋体]These days, I have compiled and run some samples provided by Terasic ...
[size=2]We found many good articles about multi-core applications from the Multi-Core Product Garden blog of Texas Instruments e2e blog[/size][font=Tahoma][size=2][color=#810081]e2e.ti.com/blogs_/defa...
In the past few days, the news that ZTE was "banned" by the US Department of Commerce has triggered widespread reflection and concern in various domestic industries about the lack of independent co...[Details]
Wang Xiaochuan, the "Wudaokou Goalkeeper", is going through a level that he has never gone through before. For example, Sogou's (NYSE: SOGO) financial report, artificial intelligence, and the futur...[Details]
On April 17, the U.S. Department of Commerce suddenly announced that it would completely ban U.S. companies from
selling parts, goods, software and technology
to
ZTE
within 7 years. This als...[Details]
In the
AI
boom, the most talked about is
neural network
. However,
AI
is much more than that. Let's learn about the relevant content with the network communication editor.
...[Details]
1. Principle 1. Infrared emission protocol The infrared transmission protocol has been written in the previous article , so I will not repeat it here. 2. Timer counting and input capture A timer...[Details]
1. The first project We are going to create the first project, which is mainly for project analysis, so that we can understand how CubeMX works and how to trace the code logic. Okay, no more nonsense...[Details]
In the project, CPLD is needed to complete part of the algorithm design. The parameters are given by AVR, so the communication between AVR and CPLD needs to be completed. Therefore, a test program is...[Details]
I believe that many netizens who have watched "Interstellar" will remember this classic line, "Do not go gentle into this good night, nor let passion be drowned by the gloom of twilight". Different...[Details]
As the weather gets colder, the way the north and south spend the winter has become a hot topic and people talk about it. Although the north is particularly cold, because there is heating, it can s...[Details]
1. Heart rate measurement principle 1. What is a heart rate module? The heart rate module is professionally used to monitor the heart rate of the wrist, fingers, forehead, earlobe, chest and other ...[Details]
//Observe the difference between feeding the dog and not feeding the dog, and use the LED indicator of the PB port for status indication. //Switch the LED indicator enable switch of the PB po...[Details]
STM32 has two watchdogs: independent watchdog and window watchdog. This article mainly introduces the use of independent watchdog. Independent watchdog (IDWG): driven by an independent 40KHZ low-sp...[Details]
Manually assemble the following program machine code and analyze the execution function of the program segment. CLR A MOV R2, A MOV R7, #4 LOOP: CLR C MOV A, R0 RLC...[Details]
Design a program for the 51 single-chip microcomputer. It is known that the crystal oscillator frequency of the 89C51 single-chip microcomputer is 12MHz, and it is required to use T1 timing to output...[Details]
It is required to use timer/counter 1 for timing, with a timing of 1 second; timer/counter 0 for counter, and the external pulse to be counted is connected from P3.4 (T0). The microcontroller will co...[Details]