EEWORLDEEWORLDEEWORLD

Part Number

Search

SFP-10GD-LR

Description
10 Gbps 10 km Single-Mode SFP+ Transceiver
File Size95KB,5 Pages
ManufacturerMRV Communications ( ADVA )
Websitehttps://www.advaoptical.com
Download Datasheet View All

SFP-10GD-LR Overview

10 Gbps 10 km Single-Mode SFP+ Transceiver

Datasheet
10 Gbps 10 km Single-Mode SFP+ Transceiver
SFP-10GD-LR
Features
Hot-pluggable SFP+ footprint
Supports 9.95 to 10.52 Gbps bit rates
Power dissipation < 1W
RoHS-6 compliant (lead-free)
Commercial temperature range -5°C to 70°C
Single 3.3 V power supply
Maximum link length of 10 km
Uncooled 1310 nm DFB laser
Receiver limiting electrical interface
Duplex LC connector
Built-in digital diagnostic functions
MRV’s SFP-10GD-LR 10 Gbps Enhanced Small Form Factor Pluggable SFP+ transceivers are designed for use in 10-Gigabit Ethernet
and 10 Gigabit Fibre Channel links up to 10km over single-mode fiber. They are compliant with SFF-8431, SFF-8432 and IEEE 802.3ae
10GBASE-LR/LW. Digital diagnostics functions are available via a 2-wire serial interface, as specified in SFF-8472. The
SFP-10GD-LR
is
a “limiting module”, i.e., it employs a limiting receiver. Host board designers using an EDC PHY IC should follow the IC manufacturer’s
recommended settings for interoperating the host-board EDC PHY with a limiting receiver SFP+ module. The transceiver is RoHS
compliant and lead free per Directive 2002/95/EC.
Absolute Maximum Ratings*
Parameter
Maximum Supply Voltage
Case Operating Temperature
Storage Temperature
Relative Humidity (Non-Condensing)
Symbol
Vcc
TA
TS
RH
Minimum
-0.5
-5
-40
0
Typical
-
-
-
-
Maximum
4.0
70
85
85
Unit
V
ºC
ºC
%
Note
-
-
-
-
*Exceeding the limits listed in the table may damage the transceiver module permanently
Electrical Specifications
Parameter
Supply Voltage
Supply Current
Transmitter
Input Differential Impedance
Differential Data Input Swing
Transmit Disable Voltage
Transmit Enable Voltage
Receiver
Differential Data Output Swing
Output Rise Time, Fall Time
LOS Fault
LOS Normal
Power Supply Noise Tolerance
Notes:
1.
2.
3.
4.
5.
6.
V out, pp
t
r,
t
f
V
LOS fault
V
LOS norm
VccT/ VccR
300
28
2
Vee
-
-
-
-
Per SFF-8431 Rev 2.1
850
-
Vcc
HOST
Vee+0.8
mV
ps
V
V
mVpp
2, 6
3
4
4
5
R
in
V in, pp
V
D
V
EN
-
180
2
Vee
100
-
-
-
-
700
Vcc
Vee+0.8
Ω
mV
V
V
1
-
-
-
Symbol
Vcc
Icc
Minimum
3.14
-
Typical
3.30
200
Maximum
3.46
285
Unit
V
mA
Note
-
-
Connected directly to TX data input pins. AC coupling from pins into laser driver IC.
Into 100Ω differential termination.
20 – 80 % . Measured with Module Compliance Test Board and OMA test pattern. Use of four 1’s and four 0’s in sequence in the
PRBS 9 is an acceptable alternative. SFF-8431 Rev 2.1
LOS is an open collector output. Should be pulled up with 4.7kΩ – 10kΩ on the host board. Normal operation is logic 0; loss of
signal is logic 1.
See section 2.8.3 of SFF-8431. Rev 2.1
The SFP-10GD-LR is a “limiting module”, i.e., it employs a limiting receiver. Host board designers using an EDC PHY IC should
follow the IC manufacturer’s recommended settings for interoperating the host-board EDC PHY with a limiting receiver SFP+
module.
1
About memory data saving
How do I assign any address in memory to the initial address of an array? (How to write it in C language)...
15075039ZQ MCU
Freertos+fat porting on STM32
The resource files of Freertos+fat are available on the official website. I hope those who have transplanted it on STM32 can give me a routine or idea. Thank you very much:)...
maclao Embedded System
Looking for a MCU development teacher who knows Silicon Labs chips (preferably in Xiamen). Contact me via QQ for price.
I mainly study Silicon Labs chips. I have some basic knowledge of programming and a little knowledge of electronic circuits. I am looking for the best teacher who can develop microcontrollers in Xiame...
3134162 Embedded System
【Altera SoC Experience Tour】+ HPS_LED_HEX Code Interpretation
[b]HPS_LED_HEX[font=宋体]Code Interpretation[/font][/b] [font=宋体] [/font] [font=宋体]I have just started to learn SOC. [/font][font=宋体]These days, I have compiled and run some samples provided by Terasic ...
chuqiao FPGA/CPLD
Let’s discuss how to quickly extract a sinusoidal signal from a non-sinusoidal signal?
Lively discussion, waiting for everyone to speak, industrial application is essential!...
eeleader Industrial Control Electronics
Reduce the tedious processing of multi-core technology
[size=2]We found many good articles about multi-core applications from the Multi-Core Product Garden blog of Texas Instruments e2e blog[/size][font=Tahoma][size=2][color=#810081]e2e.ti.com/blogs_/defa...
德仪DSP新天地 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2706  1716  2521  2499  1914  55  35  51  39  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号