92HD001DX3PRGXB1X8 datasheet, PDF

Datasheet> All Categories > Other integrated circuit (IC)> Consumption circuit> 92HD001DX3PRGXB1X8

92HD001DX3PRGXB1X8: DescriptionConsumer IC; CategoryOther integrated circuit (IC) Consumption circuit; File Size1MB，126 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

92HD001DX3PRGXB1X8 Overview

Consumer IC

92HD001DX3PRGXB1X8 Parametric

Parameter Name	Attribute value
package instruction	,
Reach Compliance Code	unknown
Base Number Matches	1

Preview

Download Datasheet

View All

DATA SHEET

2-CHANNEL HIGH DEFINITION AUDIO CODEC

Description

The 92HD001/92HD001D is a high quality, 2-channel audio

CODEC compatible with the Intel High Definition (HD)

Audio Interface. The 92HD001/92HD001D provides Stereo

24-Bit resolution with sample rates up to 192 KHz. SPDIF

I/O provides connectivity to consumer electronic

equipment. The 92HD001/92HD001D incorporates IDT's

proprietary SD technology to achieve an estimated DAC

SNR of 95dB.

The 92HD001/92HD001D provides high quality, HD Audio

capability to notebook and cost sensitive desktop PC

applications.

92HD001/92HD001D

•

Mixer-less design

•

Low-latency Karaoke Mode Supported

Integrated Headphone Amplifiers

Stereo Microphone

•

Supports Stereo Microphone

Microphone Boost 0, 10, 20, 30, 40dB

Direct CDROM Recording Mixerless Design

S/PDIF In and Out

Universal Jacks

Functionality for jack retasking

Adjustable VREF Out

Digital PC Beep to all outputs

+3.3 V, and +5 V analog power supply options

48-pin LQFP RoHS package

Dolby Sound Room Compliant (92HD001D only)

(System manufacturers must obtain system license from

Dolby.)

Features

•

High performance

technology

95dB DAC SNR

Intel HD Audio Interface

Two Channel DACs and ADCs with 24-bit

resolution

Sample rates up to 192 KHz

Dolby Home Theater Compliant (92HD001D only)

(System manufacturers must obtain system license from

Dolby.)

IDT™

2-CHANNEL HIGH DEFINITION AUDIO CODEC

IDT CONFIDENTIAL

92HD001/92HD001D

V 1.0 12/06

92HD001/92HD001D

2-CHANNEL HIGH DEFINITION AUDIO CODEC

PC AUDIO

Table of Contents

1. DESCRIPTION ......................................................................................................................... 11

2. PERFORMANCE ..................................................................................................................... 12

2.1. Audio Fidelity ................................................................................................................................... 12

2.2. Electrical Specifications ................................................................................................................... 12

2.2.1. Absolute Maximum Ratings ............................................................................................... 12

2.2.2. Recommended Operation Conditions ............................................................................... 12

2.3. Power Consumption ........................................................................................................................ 13

2.3.1. Digital ................................................................................................................................. 13

2.3.2. Analog ............................................................................................................................... 13

2.4. 92HD001/92HD001D 5V Analog Performance Characteristics ....................................................... 14

2.5. 92HD001/92HD001D 3.3V Analog Performance Characteristics .................................................... 17

3. EXTENDED FEATURE EXPLANATION ................................................................................. 19

3.1. SPDIF Input ..................................................................................................................................... 19

3.2. SPDIF Output .................................................................................................................................. 19

3.3. Universal JacksTM .......................................................................................................................... 19

3.4. Audio Jack Presence Detect ........................................................................................................... 19

4. BLOCK DIAGRAMS AND TYPICAL HOOKUPS .................................................................... 20

4.1. Functional Block Diagram ................................................................................................................ 20

4.2. 92HD001/92HD001D Typical Connection Diagram for 48-pin LQFP .............................................. 21

4.3. 92HD001/92HD001D Split Independent Power Supply for 48-pin LQFP ........................................ 22

5. WIDGET INFORMATION .........................................................................................................23

5.1. Widget Diagram ............................................................................................................................... 23

5.2. 92HD001/92HD001D Widget List .................................................................................................... 24

5.3. Root Node (NID = 0x00) .................................................................................................................. 25

5.3.1. Root PnpID ....................................................................................................................... 25

5.3.2. Root RevID ..................................................................................................................... 25

5.3.3. Root NodeInfo .................................................................................................................. 26

5.4. AFG Node (NID = 0x01) .................................................................................................................. 26

5.4.1. AFG Reset ........................................................................................................................ 26

5.4.2. AFG NodeInfo ................................................................................................................... 27

5.4.3. AFG Type ......................................................................................................................... 27

5.4.4. AFG GrpCap ..................................................................................................................... 27

5.4.5. AFG FrmtCap ................................................................................................................... 28

5.4.6. AFG StreamCap ............................................................................................................... 29

5.4.7. AFG PwrCap .................................................................................................................... 30

5.4.8. AFG GPIOCap .................................................................................................................. 30

5.4.9. AFG OutAmpCap ............................................................................................................. 31

5.4.10. AFG PwrState ................................................................................................................. 32

5.4.11. AFG UnsolResp .............................................................................................................. 32

5.4.12. AFG GPIO ...................................................................................................................... 33

5.4.13. AFG GPIOEn .................................................................................................................. 34

5.4.14. AFG GPIODir .................................................................................................................. 35

5.4.15. AFG GPIOWake ............................................................................................................. 35

5.4.16. AFG GPIOUnsolEn ......................................................................................................... 36

5.4.17. AFG GPIOSticky ............................................................................................................. 37

5.4.18. AFG SysID ...................................................................................................................... 38

5.5. DAC0Cnvtr Node (NID = 0x02) ....................................................................................................... 39

5.5.1. DAC0Cnvtr Frmt ............................................................................................................... 39

5.5.2. DAC0Cnvtr WCap ............................................................................................................ 40

5.5.3. DAC0Cnvtr PwrState ......................................................................................................... 41

5.5.4. DAC0Cnvtr Stream ........................................................................................................... 42

5.6. ADC0Cnvtr Node (NID = 0x03) ...................................................................................................... 42

5.6.1. ADC0Cnvtr Frmt ............................................................................................................... 42

IDT™

2-CHANNEL HIGH DEFINITION AUDIO CODEC

IDT CONFIDENTIAL

92HD001/92HD001D

V 1.0 12/06

92HD001/92HD001D

2-CHANNEL HIGH DEFINITION AUDIO CODEC

PC AUDIO

5.6.2. ADC0Cnvtr WCap ............................................................................................................ 43

5.6.3. ADC0Cnvtr ConnLen ........................................................................................................ 44

5.6.4. ADC0Cnvtr ConnLst ......................................................................................................... 45

5.6.5. ADC0Cnvtr ProcState ....................................................................................................... 45

5.6.6. ADC0Cnvtr PwrState ........................................................................................................ 46

5.6.7. ADC0Cnvtr Stream ........................................................................................................... 47

5.7. SPDIFinCnvtr Node (NID = 0x04) ................................................................................................... 47

5.7.1. SPDIFinCnvtr Frmt ........................................................................................................... 47

5.7.2. SPDIFinCnvtr WCap ......................................................................................................... 48

5.7.3. SPDIFinCnvtr FrmtCap ..................................................................................................... 49

5.7.4. SPDIFinCnvtr StreamCap ................................................................................................ 50

5.7.5. SPDIFinCnvtr ConnLen .................................................................................................... 51

5.7.6. SPDIFinCnvtr ConnLst ..................................................................................................... 51

5.7.7. SPDIFinCnvtr Stream ....................................................................................................... 52

5.7.8. SPDIFinCnvtr DigCtl ......................................................................................................... 52

5.8. SPDIFoutCnvtr Node (NID = 0x05) ................................................................................................. 53

5.8.1. SPDIFoutCnvtr Frmt ......................................................................................................... 53

5.8.2. SPDIFoutCnvtr WCap ...................................................................................................... 54

5.8.3. SPDIFoutCnvtr FrmtCap .................................................................................................. 55

5.8.4. SPDIFoutCnvtr StreamCap .............................................................................................. 56

5.8.5. SPDIFoutCnvtr Stream ..................................................................................................... 57

5.8.6. SPDIFoutCnvtr DigCtl ....................................................................................................... 57

5.9. DAC0Mux Node (NID = 0x07) ........................................................................................................ 58

5.9.1. DAC0Mux WCap .............................................................................................................. 58

5.9.2. DAC0Mux ConnLen .......................................................................................................... 59

5.9.3. DAC0Mux ConnSel .......................................................................................................... 60

5.9.4. DAC0Mux ConnLst ........................................................................................................... 60

5.9.5. DAC0Mux LR .................................................................................................................... 60

5.10. DigInPin Node (NID = 0x08) .......................................................................................................... 61

5.10.1. DigInPin WCap ............................................................................................................... 61

5.10.2. DigInPin Cap .................................................................................................................. 62

5.10.3. DigInPin PwrState .......................................................................................................... 63

5.10.4. DigInPin Ctl ...................................................................................................................... 63

5.10.5. DigInPin UnsolResp ....................................................................................................... 64

5.10.6. DigInPin Sense ............................................................................................................... 64

5.10.7. DigInPin EAPD ............................................................................................................... 65

5.10.8. DigInPin Config ............................................................................................................... 65

5.11. DigOutPin Node (NID = 0x09) ....................................................................................................... 66

5.11.1. DigOutPin WCap ............................................................................................................ 66

5.11.2. DigOutPin Cap ................................................................................................................ 67

5.11.3. DigOutPin ConnLen ........................................................................................................ 68

5.11.4. DigOutPin ConnSel ........................................................................................................ 69

5.11.5. DigOutPin ConnLst ......................................................................................................... 69

5.11.6. DigOutPin Ctl .................................................................................................................. 69

5.11.7. DigOutPin Config ............................................................................................................ 70

5.12. ADC0Mux Node (NID = 0x0A) ....................................................................................................... 71

5.12.1. ADC0Mux VolRight ......................................................................................................... 71

5.12.2. ADC0Mux VolLeft ........................................................................................................... 71

5.12.3. ADC0Mux WCap ............................................................................................................ 72

5.12.4. ADC0Mux OutAmpCap .................................................................................................. 73

5.12.5. ADC0Mux ConnLen ........................................................................................................ 73

5.12.6. ADC0Mux ConnLst ......................................................................................................... 74

5.12.7. ADC0Mux LR .................................................................................................................. 74

5.13. MasterVol Node (NID = 0x0B) ....................................................................................................... 75

5.13.1. MasterVol Right .............................................................................................................. 75

IDT™

2-CHANNEL HIGH DEFINITION AUDIO CODEC

IDT CONFIDENTIAL

92HD001/92HD001D

V 1.0 12/06

92HD001/92HD001D

2-CHANNEL HIGH DEFINITION AUDIO CODEC

PC AUDIO

5.13.2. MasterVol Left ................................................................................................................ 75

5.13.3. MasterVol WCap ............................................................................................................ 76

5.13.4. MasterVol ConnLen ........................................................................................................ 77

5.13.5. MasterVol ConnLst ......................................................................................................... 77

5.14. InPortMux Node (NID = 0x0C) ...................................................................................................... 78

5.14.1. InPortMux VolRight ......................................................................................................... 78

5.14.2. InPortMux VolLeft ........................................................................................................... 78

5.14.3. InPortMux WCap ............................................................................................................ 79

5.14.4. InPortMux ConnLen ........................................................................................................ 80

5.14.5. InPortMux AmpCap ........................................................................................................ 80

5.14.6. InPortMux ConnSel ........................................................................................................ 81

5.14.7. InPortMux ConnLst0 ....................................................................................................... 81

5.14.8. InPortMux ConnLst4 ....................................................................................................... 81

5.15. PortAPin Node (NID = 0x0D) ......................................................................................................... 82

5.15.1. PortAPin WCap .............................................................................................................. 82

5.15.2. PortAPin Cap .................................................................................................................. 83

5.15.3. PortAPin ConnLen .......................................................................................................... 84

5.15.4. PortAPin ConnLst ........................................................................................................... 84

5.15.5. PortAPin Ctl .................................................................................................................... 84

5.15.6. PortAPin UnsolResp ....................................................................................................... 85

5.15.7. PortAPin Sense .............................................................................................................. 86

5.15.8. PortAPin Config .............................................................................................................. 86

5.16. PortDPin Node (NID = 0x0E) ......................................................................................................... 87

5.16.1. PortDPin WCap .............................................................................................................. 87

5.16.2. PortDPin Cap .................................................................................................................. 88

5.16.3. PortDPin ConnLen .......................................................................................................... 89

5.16.4. PortDPin ConnLst ........................................................................................................... 89

5.16.5. PortDPin Ctl .................................................................................................................... 90

5.16.6. PortDPin UnsolResp ....................................................................................................... 90

5.16.7. PortDPin Sense .............................................................................................................. 91

5.16.8. PortDPin Config .............................................................................................................. 92

5.17. PortCPin Node (NID = 0x0F) ......................................................................................................... 92

5.17.1. PortCPin WCap .............................................................................................................. 92

5.17.2. PortCPin Cap .................................................................................................................. 93

5.17.3. PortCPin ConnLen .......................................................................................................... 94

5.17.4. PortCPin ConnLst ........................................................................................................... 95

5.17.5. PortCPin Ctl .................................................................................................................... 95

5.17.6. PortCPin UnsolResp ....................................................................................................... 96

5.17.7. PortCPin Sense .............................................................................................................. 96

5.17.8. PortCPin Config .............................................................................................................. 97

5.18. PortBPin Node (NID = 0x10) ......................................................................................................... 98

5.18.1. PortBPin WCap .............................................................................................................. 98

5.18.2. PortBPin Cap .................................................................................................................. 99

5.18.3. PortBPin ConnLen ........................................................................................................ 100

5.18.4. PortBPin ConnLst ......................................................................................................... 100

5.18.5. PortBPin Ctl .................................................................................................................. 100

5.18.6. PortBPin UnsolResp ..................................................................................................... 101

5.18.7. PortBPin Sense ............................................................................................................ 102

5.18.8. PortBPin Config ............................................................................................................ 102

5.19. MonoOutPin Node (NID = 0x11) ................................................................................................. 103

5.19.1. MonoOutPin Vol ........................................................................................................... 103

5.19.2. MonoOutPin WCap ....................................................................................................... 104

5.19.3. MonoOutPin Cap .......................................................................................................... 105

5.19.4. MonoOutPin ConnLen .................................................................................................. 105

5.19.5. MonoOutPin ConnLst ................................................................................................... 106

IDT™

2-CHANNEL HIGH DEFINITION AUDIO CODEC

IDT CONFIDENTIAL

92HD001/92HD001D

V 1.0 12/06

92HD001/92HD001D

2-CHANNEL HIGH DEFINITION AUDIO CODEC

PC AUDIO

5.19.6. MonoOutPin Ctl ............................................................................................................ 106

5.19.7. MonoOutPin Config ...................................................................................................... 107

5.20. CDPin Node (NID = 0x12) ........................................................................................................... 108

5.20.1. CDPin WCap ................................................................................................................ 108

5.20.2. CDPin Cap .................................................................................................................... 109

5.20.3. CDPin Ctl ...................................................................................................................... 110

5.20.4. CDPin Config ................................................................................................................ 110

5.21. MonoOutMix Node (NID = 0x13) ................................................................................................. 111

5.21.1. MonoOutMix WCap ...................................................................................................... 111

5.21.2. MonoOutMix ConnLen .................................................................................................. 112

5.21.3. MonoOutMix ConnLst ................................................................................................... 112

5.22. PCBeep Node (NID = 0x14) ........................................................................................................ 113

5.22.1. PCBeep Vol .................................................................................................................. 113

5.22.2. PCBeep WCap ............................................................................................................. 113

5.22.3. PCBeep OutAmpCap ................................................................................................... 114

5.22.4. PCBeep Gen ................................................................................................................ 115

6. ORDERING INFORMATION .................................................................................................. 116

6.1. 92HD001/92HD001D Family Options and Part Order Numbers ................................................... 116

7. PIN INFORMATION ............................................................................................................... 117

7.1. Pin Out .......................................................................................................................................... 117

7.2. Pin Table ....................................................................................................................................... 118

8. PACKAGE DRAWINGS ......................................................................................................... 120

8.1. 48-Pin LQFP .................................................................................................................................. 120

9. SOLDER REFLOW PROFILE ............................................................................................... 121

9.1. Standard Reflow Profile Data ........................................................................................................ 121

9.2. Pb Free Process - Package Classification Reflow Temperatures ................................................. 122

10. REVISION HISTORY ........................................................................................................... 123

List of Figures

Figure 1. Functional Block Diagram ............................................................................................................... 19

Figure 2. STAC9200/9200D Typical Connection Diagram for 48-pin LQFP .................................................. 20

Figure 3. STAC9200/9200D Split Independent Power Supply for 48-pin LQFP ........................................... 21

Figure 4. STAC9200/9200D Typical Connection Diagram for 32-pad QFN .................................................. 22

Figure 5. STAC9200/9200D Split Independent Power Supply for 32-pad QFN ............................................ 23

Figure 6. Widget Diagram .............................................................................................................................. 24

Figure 7. 32-Pad QFN Package Outline and Package Dimensions ............................................................ 121

Figure 8. 48-Pin LQFP Package Outline and Package Dimensions ........................................................... 122

Figure 9. Solder Reflow Profile ................................................................................................................... 123

List of Tables

Table 1. Digital Power Consumption ............................................................................................................. 11

Table 2. Analog Power Consumption ............................................................................................................ 11

Table 3. High Definition Audio Widget ........................................................................................................... 25

Table 4. Root PnpID Command Verb Format ................................................................................................ 26

Table 5. Root PnpID Command Response Format ....................................................................................... 26

Table 6. Root RevID Command Verb Format ................................................................................................ 26

Table 7. Root RevID Command Response Format ....................................................................................... 26

Table 8. Root NodeInfo Command Verb Format ........................................................................................... 27

IDT™

2-CHANNEL HIGH DEFINITION AUDIO CODEC

IDT CONFIDENTIAL

92HD001/92HD001D

V 1.0 12/06

Recommended Resources

Thyristor cut-off delay circuit 6

Single board computer overvoltage protection circuit

Stabilized DC boost circuit

Motor accident chain and alarm circuit

DC motor starting control circuit using rheostat

Diode test circuit

PCB copper plating: Copper coating is to use the idle space on PCB as the reference plane and then fill it with solid copper. These copper areas are also called copper filling. The significance of copper coating is to re...; szjlcw PCB Design

These LCDs have no information, so they are useless. It would be a pity to throw them away.: The following dual LCD, after disassembling it, no information was found:The following one was disassembled from Haojixing:The following two seem to have information,Whoever wants to give it to someon...; dontium Buy&Sell

[TI DLP Creative Collection] Mobile Cinema: [i=s]This post was last edited by ljj3166 on 2015-10-27 19:51[/i] I don’t know much about DLP, so I read the reviews of the forum masters: [url=https://bbs.eeworld.com.cn/thread-475400-1-1.html]https:...; ljj3166 TI Technology Forum

Stepper Motor Tutorial: [i=s]This post was last edited by paulhyde on 2014-9-15 03:34[/i] Share with everyone...; babadashagua Electronics Design Contest

Intelligent controller for range hood with automatic cleaning function: Project Name Intelligent Controller for Range Hood with Automatic Cleaning FunctionFunctions and FeaturesDesign a range hood with cleaning function, and use Renesas MCU to complete the controller desi...; zhiwenjing Renesas Electronics MCUs

The problem with series capacitors: [i=s]This post was last edited by mogyz on 2015-5-23 21:53[/i] I recently encountered this circuit, which looks simple, but is hard to understand:The left picture above is the circuit, and the right p...; mogyz Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components