CY7C1166V18-375BZI datasheet, PDF

Datasheet> All Categories > storage> storage> CY7C1166V18-375BZI

CY7C1166V18-375BZI: DescriptionDDR SRAM, 2MX8, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1.40 MM HEIGHT, MO-216, FBGA-165; Categorystorage storage; File Size649KB，27 Pages; ManufacturerCypress Semiconductor

Download Datasheet Parametric View All

CY7C1166V18-375BZI Overview

DDR SRAM, 2MX8, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1.40 MM HEIGHT, MO-216, FBGA-165

CY7C1166V18-375BZI Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	BGA
package instruction	13 X 15 MM, 1.40 MM HEIGHT, MO-216, FBGA-165
Contacts	165
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	0.45 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	375 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B165
JESD-609 code	e0
length	15 mm
memory density	16777216 bit
Memory IC Type	DDR SRAM
memory width	8
Humidity sensitivity level	3
Number of functions	1
Number of terminals	165
word count	2097152 words
character code	2000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	2MX8
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Encapsulate equivalent code	BGA165,11X15,40
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	220
power supply	1.5/1.8 V
Certification status	Not Qualified
Maximum seat height	1.4 mm
Maximum standby current	0.29 A
Minimum standby current	1.7 V
Maximum slew rate	1.02 mA
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	13 mm
Base Number Matches	1

Preview

Download Datasheet

View All

CY7C1166V18, CY7C1177V18

CY7C1168V18, CY7C1170V18

18-Mbit DDR-II+ SRAM 2-Word Burst

Architecture (2.5 Cycle Read Latency)

Features

■

Functional Description

The CY7C1166V18, CY7C1177V18, CY7C1168V18, and

CY7C1170V18 are 1.8V Synchronous Pipelined SRAMs

equipped with DDR-II+ architecture. The DDR-II+ consists of an

SRAM core with an advanced synchronous peripheral circuitry.

Addresses for read and write are latched on alternate rising

edges of the input (K) clock. Write data is registered on the rising

edges of both K and K. Read data is driven on the rising edges

of K and K. Each address location is associated with two 8-bit

words (CY7C1166V18), or 9-bit words (CY7C1177V18), or 18-bit

words (CY7C1168V18), or 36-bit words (CY7C1170V18) that

burst sequentially into or out of the device.

Asynchronous inputs include output impedance matching input

(ZQ). Synchronous data outputs (Q, sharing the same physical

pins as the data inputs D) are tightly matched to the two output

echo clocks CQ/CQ, eliminating the need for separately

capturing data from each individual DDR SRAM in the system

design.

All synchronous inputs pass through input registers controlled by

the K or K input clocks. All data outputs pass through output

registers controlled by the K or K input clocks. Writes are

conducted with on-chip synchronous self-timed write circuitry.

18 Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36)

300 MHz to 400 MHz clock for high bandwidth

2-Word burst for reducing address bus frequency

Double Data Rate (DDR) interfaces

(data transferred at 800 MHz) at 400 MHz

Read latency of 2.5 clock cycles

Two input clocks (K and K) for precise DDR timing

❐

SRAM uses rising edges only

Echo clocks (CQ and CQ) simplify data capture in high-speed

systems

Data valid pin (QVLD) to indicate valid data on the output

Synchronous internally self-timed writes

Core V

= 1.8V ± 0.1V; IO V

DDQ

= 1.4V to V

DD[1]

■

HSTL inputs and Variable drive HSTL output buffers

■

Available in 165-Ball FBGA package (13 x 15 x 1.4 mm)

■

Offered in both Pb-free and non Pb-free packages

■

JTAG 1149.1-compatible test access port

Delay Lock Loop (DLL) for accurate data placement

Configurations

With Read Cycle Latency of 2.5 cycles:

CY7C1166V18 – 2M x 8

CY7C1177V18 – 2M x 9

CY7C1168V18 – 1M x 18

CY7C1170V18 – 512K x 36

Selection Guide

Description

Maximum Operating Frequency

Maximum Operating Current

400 MHz

400

1080

375 MHz

375

1020

333 MHz

333

920

300 MHz

300

850

Unit

MHz

Note

1. The QDR consortium specification for V

DDQ

is 1.5V + 0.1V. The Cypress QDR devices exceed the QDR consortium specification and are capable of supporting

DDQ

= 1.4V to V

Cypress Semiconductor Corporation

Document Number: 001-06620 Rev. *D

•

198 Champion Court

•

San Jose

CA 95134-1709

•

408-943-2600

Revised March 06, 2008

[+] Feedback

Recommended Resources

High-precision non-contact temperature control circuit three

Overvoltage protection circuit (SCR fast short circuit)

Car door light automatic control circuit

Electronic ballast circuit 1

Travel anti-lost device

CX20106/CX20106A (TV) infrared remote control receiving preamplifier circuit

CC2541 Bluetooth pcb antenna gain calculation: RT, I'm a newbie, can anyone give me some guidance?...; 顺手牵→猪 PCB Design

LED flasher operating at low voltage: The low voltage microprocessor supervisory circuit can form a low voltage, low power LED flasher, and can adjust the lighting time and flashing rate. The μP supervisory circuit (IC1) is powered by two...; lorant Analog electronics

How are fonts defined in the TI graphics library?: Can the fonts in the TI graphics library be matched with the fonts in the PC? cm cmsc cmss cmtt fixedThe suffix B is bold. The suffix "I" is italic....; 蓝雨夜 TI Technology Forum

Can FPGA be used to design COMS camera to collect data and control motor?: I collect data through the CMOS camera, mainly the weld image, and control the motor to drive the car to move through the FPGA, with adaptive feedback. I hope you can draw me an overall functional dia...; lovetao220 FPGA/CPLD

About 485 Communications: PC communicates with MCU via 232-485. 485 chip is connected to automatic transceiver. Pull-up and pull-down resistors of A and B are connected, but why can PC only receive data from MCU, but the data ...; jmhuanghb Embedded System

Design and implementation of a high-power, wide-bandwidth, low-loss directional coupler: According to the principle of simultaneous coupling of series and parallel connection of transmission line transformers, a 13 dB ferrite directional coupler is designed. The directional coupler is mad...; 啊小罗 RF/Wirelessly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components