531NB51M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531NB51M0000DG

531NB51M0000DG: DescriptionLVDS Output Clock Oscillator, 51MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NB51M0000DG Overview

LVDS Output Clock Oscillator, 51MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NB51M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	51 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Do you know the advantages of laying copper on the bottom layer of PCB?

Logarithmic sweep voltage controlled oscillator circuit diagram

Small capacitance long duration timer circuit diagram

Long delay circuit diagram 1

Sine wave-rectangular wave oscillator

Inverter circuit 16

Some information about 51 single-chip microcomputer!: ...; umpokil 51mcu

My View on Supercapacitor Electric Vehicles: [size=14px] I was very dissatisfied when I saw the supercapacitor electric car of Harbin Institute of Technology, so I wrote this article. I am not optimistic about the supercapacitor electric car of ...; 陈永真 Automotive Electronics

STM32 uses interrupt mode to realize multi-channel and single conversion of ADC: I'm learning stm32f103rbt6 recently. I found that DMA is used to achieve multi-channel and continuous conversion of ADC on the Internet. I want to use interrupts to achieve multi-channel and single co...; EEzhzc stm32/stm8

Idea for a driver that reads GPIO ports?: I am looking for a driver to read the GPIO port. A receiving head is connected to one (or several) GPIO ports. I want to get the user's key information by reading the status value of the GPIO port....; chjyu0508 Embedded System

Live Q&A Record: Sharing of Wireless Smart Electronic Door Lock Design Solution on March 29, 2017: Live broadcast date: March 29, 2017 Topic: Wireless smart electronic door lock design solution sharing Live broadcast Q&A: 1. In addition to CCS, can other platforms be developed? IAR can? 2. I see th...; EE大学堂 TI Technology Forum

About the compilation speed when compiling STM32 with MDK: The most commonly used compilers for developing STM32F are generally MDK and IAR. IAR is relatively simple and has slightly better compilation efficiency. MDK simulation effect is better, and most peo...; 懒猫爱飞 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components