530AA271M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AA271M000DG

530AA271M000DG: DescriptionLVPECL Output Clock Oscillator, 271MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA271M000DG Overview

LVPECL Output Clock Oscillator, 271MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA271M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	271 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Delay lamp circuit using time base circuit (3)

High Efficiency Negative Voltage Regulator Circuit

±50V forward switching converter circuit

Single line remote and forward and reverse control

Human body approaching safety protection warning circuit

875p computer motherboard circuit diagram_012

Problems encountered when sending long text messages: There is no problem sending a single message with SMS modem. Each message takes about 5 seconds to send, but if it is a long message (two or more), the first message takes 5 seconds to send, but the s...; 流浪天子 Embedded System

Design of a rail-to-rail input low voltage and low power operational amplifier: Author: Jia Zhengya, Zhang Liyan, Huang Yunchuan This paper uses a 0.35mm CMOS standard process to design a low-voltage and low-power operational amplifier with rail-to-rail input, static power consum...; fighting Analog electronics

Can the DM642 development board communicate with the camera through the network port?: I have a Xenics industrial infrared camera and want to communicate with the DM642 development board through the network port. Has anyone done this before?...; 羊羊任阳阳 DSP and ARM Processors

Detailed steps to add characteristic values in CC2540 Bluetooth 4.0 protocol stack: Based on the Bluetooth protocol stack 1.3.2, the first steps to add characteristic values to the attribute table are as follows: - 1. Add the macro definition of the characteristic value in the simple...; Jacktang RF/Wirelessly

Can if be used like this? If not, how can it be used?: if(a[0]+a[1]==0x1a9) if(a[0]*a[1]==0xa956) if(a[0]==0xff) if(a[1]==0xaa) { p10=0; }...; 比目鱼 Embedded System

sp3481 sp3485 +3.3 dual half-duplex RS-485 transceiver: sp3481 sp3485 +3.3 Dual Half-Duplex RS-485 Transceiver introduces two applications of SP3481 SP3485 chip and focuses on the transceiver of dual half-duplex RS-485...; rain Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components