530VB28M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530VB28M0000DGR

530VB28M0000DGR: DescriptionCMOS Output Clock Oscillator, 28MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530VB28M0000DGR Overview

CMOS Output Clock Oscillator, 28MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530VB28M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	28 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

MC-1590 IF amplifier circuit diagram

Use glow indicator light to indicate motor working status circuit

OP-497 bridge adjustment amplifier circuit

Reduce voltage regulator reactive power loss circuit

555 color TV switching power supply circuit

Full-bridge converter electrical schematic diagram

Can LDOs improve picture quality in small cameras?: Digital camera electronics are becoming increasingly portable and integrated into high-quality solutions. High performance and small size for camera applications are often limited by the low dropout (...; maylove Analogue and Mixed Signal

Help, problem with using FTDI2232D network card driver under wince5.0!: My environment is based on the winCE 5.0 platform of X86, and I use the FTD2232D USB to serial port chip of FTDI. Its website provides the driver under CE. This chip has two communication configuratio...; 407406136 Embedded System

[Now the 34-pin 'INT' of DM9000a is always low, that is, there is no interrupt signal]: Under x86 architecture, vxworks system, now the DM9000a 34 pin 'INT' is always low, that is, there is no interrupt signal. What should I do now?...; xubingnihao Embedded System

About bus conflicts (Part 1): [font=宋体][size=4] This is also a series of posts, about the topic that I always want to know: about the bus. I always want to know how to learn CAN, but I want to write two posts [/size][/font]:Laugh:...; RCSN stm32/stm8

Face detection based on OpenCV: :) Machine vision is becoming more and more important in today's industrial inspections, and has a wide range of living spaces in various industrial fields, but there are too few materials available i...; A_P Test/Measurement

ST MEMS Creative Competition Post 11 - Robotic Arm Gesture Tracking System is basically completed: [i=s]This post was last edited by a media student on 2020-6-21 23:11[/i]After several months of intermittent learning, I have basically achieved gesture tracking of the robotic arm. It is better to ca...; 传媒学子 ST MEMS Sensor Creative Design Competition

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components