531MB93M0000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531MB93M0000BGR

531MB93M0000BGR: DescriptionLVPECL Output Clock Oscillator, 93MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB93M0000BGR Overview

LVPECL Output Clock Oscillator, 93MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB93M0000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	93 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

What is the difference between an adapter and a charger?

HT-6P11 circuit

WK173 mechanical microwave oven circuit diagram

DC and DC converter circuit diagram using thyristor a

Harmonic-free transmitter circuits for frequencies up to 200 MHZ

One of the positive and negative output voltage integrated regulated power supply circuits

12864 driver always stops at busy check, please help: The driver I wrote before can be used normally. Today, I need to use it. I took out the program and found that the program can't be used. It always stops in the busy query loop. I don't know what's go...; Linasity MCU

Bluetooth and WUSB work together to achieve perfect UWB connection: 作者：德州仪器，Tami Gaoni Feldman、Danny Kedar、Matt Kurtz、Itay Sherman以及Yoram Solomon合著第三代(3G)手机可提供带有更多功能的广泛特性。当消费者从其通信设备上获得最新及更好的功能时，他们还继续要求从一块电池上获得更长的工作时间及更小的外形系数。尽管IC集成可帮助解决设备尺寸问题，但同时也会增加设计复杂性及限制设计灵活性。今天的移...; tmily Energy Infrastructure?

Wince interface smooth movement processing problem~~~~~ urgent: I am now processing a wince interface effect, and the requirement is to make the effect as smooth as the list movement in M8, mobile. My processing method is to use a thread to asynchronously process ...; zhaoxianglun Embedded System

EEWORLD University - Master the basic knowledge and artistic design of high-voltage gate driver design: Master the basics and artistic design of high-voltage gate driver design : https://training.eeworld.com.cn/course/5278This in-depth discussion will cover how to drive these state-of-the-art power tran...; hi5 Talking

"【LaunchPad】+ Circuit diagram of the participating MSP430: 1000 TI MSP430 LaunchPads have been sent out, and some have already reached the hands of friends who participated in the group purchase. However, for you and me who have not yet come into contact with...; 开窍的木偶 Microcontroller MCU

MSP430F149 uses JTAG and BSL to download configuration diagram: 1. Use JTAG to download the configuration diagram1. Use IAR to open a new or existing project, as shown in the figure below.Right-click *****-Debug and select Option, and a dialog box as shown below w...; 火辣西米秀 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components