Z80180
Microprocessor Unit
Product Specification
PS014001-0801
This publication is subject to replacement by a later edition. To determine whether
a later edition exists, or to request copies of publications, contact:
ZiLOG Worldwide Headquarters
910 E. Hamilton Avenue
Campbell, CA 95008
Telephone: 408.558.8500
Fax: 408.558.8300
www.ZiLOG.com
ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other
products and/or service names mentioned herein may be trademarks of the companies with which
they are associated.
Document Disclaimer
©2001 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices,
applications, or technology described is intended to suggest possible uses and may be superseded.
ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF
ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS
DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY
INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR
TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Devices sold by ZiLOG, Inc. are covered
by warranty and limitation of liability provisions appearing in the ZiLOG, Inc. Terms and Conditions of
Sale. ZiLOG, Inc. makes no warranty of merchantability or fitness for any purpose. Except with the
express written approval of ZiLOG, use of information, devices, or technology as critical components
of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this
document under any intellectual property rights.
PS014001-0801
Z80180
Microprocessor Unit
iii
Table of Contents
Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
List of Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
List of Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Multiplexed Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . 15
Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operation Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Standard Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . .
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
ASCI Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
ASCI Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
ASCI Transmit Data Registers . . . . . . . . . . . . . . . . . . . . . . . . . .
Channel 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Channel 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
ASCI Receive Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Channel 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
17
21
29
30
30
31
43
52
53
53
54
54
55
56
PS014001-0801
Table of Contents
Z80180
Microprocessor Unit
iv
Channel 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
ASCI Channel Control Register A . . . . . . . . . . . . . . . . . . . . . . .
ASCI CHANNEL CONTROL REGISTER B . . . . . . . . . . . . . . . .
ASCI Status Register 0, 1 (STAT0, 1) . . . . . . . . . . . . . . . . . . . .
CSIO Control/Status Register . . . . . . . . . . . . . . . . . . . . . . . . . .
CSIO Transmit/Receive Data Register . . . . . . . . . . . . . . . . .
Timer Data Register Channel 0L . . . . . . . . . . . . . . . . . . . . .
Timer Data Register Channel 0H . . . . . . . . . . . . . . . . . . . . .
Timer Reload Register 0L . . . . . . . . . . . . . . . . . . . . . . . . . .
Timer Reload Register 0H . . . . . . . . . . . . . . . . . . . . . . . . . .
Timer Control Register (TCR) . . . . . . . . . . . . . . . . . . . . . . . . . .
ASCI Extension Control Register Channels 0 and 1 . . . . . . . . .
ASEXT0 and ASEXT1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Timer Data Register Channel 1L . . . . . . . . . . . . . . . . . . . . .
Timer Data Register Channel 1H . . . . . . . . . . . . . . . . . . . . .
Timer Reload Register Channel 1L . . . . . . . . . . . . . . . . . . .
Timer Reload Register Channel 1L . . . . . . . . . . . . . . . . . . .
Free Running Counter I/O Address = 18H . . . . . . . . . . . . . .
DMA Source Address Register Channel 0 . . . . . . . . . . . . . . . . .
DMA Source Address Register, Channel 0L . . . . . . . . . . . .
DMA Source Address Register, Channel 0H . . . . . . . . . . . .
DMA Source Address Register Channel 0B . . . . . . . . . . . . .
DMA Destination Address Register Channel 0 . . . . . . . . . . . . .
DMA Destination Address Register Channel 0L . . . . . . . . .
DMA Destination Address Register Channel 0H . . . . . . . . .
DMA Destination Address Register Channel 0B . . . . . . . . .
DMA Byte Count Register Channel 0 . . . . . . . . . . . . . . . . . . . . .
DMA Byte Count Register Channel 0L . . . . . . . . . . . . . . . . .
DMA Byte Count Register Channel 0H . . . . . . . . . . . . . . . .
DMA Byte Count Register Channel 1L . . . . . . . . . . . . . . . . .
DMA Byte Count Register Channel 0H . . . . . . . . . . . . . . . .
56
57
60
62
65
68
68
69
69
70
70
72
72
74
75
75
76
76
77
78
78
79
79
80
80
81
81
82
82
83
83
PS014001-0801
Table of Contents
Z80180
Microprocessor Unit
v
DMA Memory Address Register Channel 1 . . . . . . . . . . . . . . . . 83
DMA Memory Address Register, Channel 1L . . . . . . . . . . . 84
DMA Memory Address Register, Channel 1H . . . . . . . . . . . 84
DMA I/O Address Register Channel 1 . . . . . . . . . . . . . . . . . . . . 85
DMA I/O Address Register Channel 1L . . . . . . . . . . . . . . . . 86
DMA I/O Address Register Channel 1H . . . . . . . . . . . . . . . . 86
DMA I/O Address Register Channel 1B . . . . . . . . . . . . . . . . 87
DMA Status Register (DSTAT) . . . . . . . . . . . . . . . . . . . . . . 87
Mnemonic DSTAT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
DMA Mode Register (DMODE) . . . . . . . . . . . . . . . . . . . . . . 89
Mnemonic DMODE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
DMA/WAIT Control Register (DCNTL) . . . . . . . . . . . . . . . . . . . . 92
Interrupt Vector Low Register . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Mnemonic: IL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Int/TRAP Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
Mnemonics ITC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
Refresh Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
Mnemonic RCR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
MMU Common Base Register . . . . . . . . . . . . . . . . . . . . . . . . . 101
Mnemonic CBR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
MMU Bank Base Register (BBR) . . . . . . . . . . . . . . . . . . . . . . . 102
Mnemonic BBR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
MMU Common/Bank Area Register (CBAR) . . . . . . . . . . . . . . 103
Mnemonic CBAR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
Operation Mode Control Register . . . . . . . . . . . . . . . . . . . . . . 104
Mnemonic OMCR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104
I/O Control Register (ICR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
Codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
Table of Contents
PS014001-0801