530RC639M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530RC639M000DG

530RC639M000DG: DescriptionLVPECL Output Clock Oscillator, 639MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RC639M000DG Overview

LVPECL Output Clock Oscillator, 639MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RC639M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	639 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

2Y-2Y connection two-speed motor contactor control circuit

KBA DXW-62A dual-function electronic disinfection cabinet wiring diagram

Cephalosporin electrode

Motor phase failure automatic protection circuit diagram

2 to the nth power frequency multiplier

Bioelectric amplifier circuit

Xi'an Yanggong c8051f microcontroller blog: Welcome to use my products, thank you! 1. C8051f MCU (C2, JTAG) and AT89S5X MCU (ISP) two-in-one serial port programming download cable, extremely fast, supports 3V (C8051f MCU), 5V (AT89S5X MCU) powe...; kxddigital Embedded System

AVR collects and stores real-time data from sensors and enables wireless transmission.: I am learning C language for AVR microcontrollers. I want to use the microcontroller to make a small tool for collecting sensor trigger time and temperature. The time should be in the ms level. The da...; guo_shuqin Embedded System

Show off the LYTSwitch-1 LED driver, a prize received at the event: LYTSwitch-1 LED driver, small size, high efficiency, good gifts for watching the event started...; yjtyjt Talking

open1081 Learning Sharing: [i=s] This post was last edited by uncle13 on 2014-10-27 11:19 [/i] [align=center][size=6] 1. Open1801MDK+Jlink[/size][size=6][size=6] Development[/size] Environment Setup [/size][/align] 1. System en...; uncle13 RF/Wirelessly

Are there any ZigBee experts near the Pearl River Delta who would like to collaborate on a project?: If you have any, please contact me at [email]yy_spring@hotmail.com[/email]...; yy_spring RF/Wirelessly

A New Method for Building Parameterized Modules in Verilog-2001: After writing HDL for a long time, everyone hopes that the code they write can be well reused.It is best to change only some parameters to meet new requirements.The attached document introduces a new ...; wstt FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components