EEWORLDEEWORLDEEWORLD

Part Number

Search

AHVX1025-FREQ-H-Q20-OUT23

Description
VCXO, Clock, VCXO, CLOCK, 1 MHz - 52 MHz, CMOS/TTL OUTPUT, HALF SIZE, METAL, DIP-4
CategoryPassive components    oscillator   
File Size107KB,1 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance  
Download Datasheet Parametric View All

AHVX1025-FREQ-H-Q20-OUT23 Overview

VCXO, Clock, VCXO, CLOCK, 1 MHz - 52 MHz, CMOS/TTL OUTPUT, HALF SIZE, METAL, DIP-4

AHVX1025-FREQ-H-Q20-OUT23 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAbracon
Reach Compliance Codeunknown
Maximum control voltage4.5 V
Minimum control voltage0.5 V
maximum descent time6 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate100 ppm
frequency stability35%
linearity10%
Manufacturer's serial numberAHVX1025
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency52 MHz
Minimum operating frequency1 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeCMOS/TTL
Output load2 TTL, 15 pF
physical size12.7mm x 12.7mm x 5.6mm
longest rise time6 ns
Nominal supply voltage5 V
surface mountNO
maximum symmetry45/55 %
Base Number Matches1
TTL / CMOS • HALF-SIZE DIP • 5 Vdc or 3.3 Vdc
VOLTAGE-CONTROLLED CRYSTAL OSCILLATORS
AHVX1025 and AHVX1025L
FEATURES:
• 8-Pin DIP Metal Package.
• Tight Symmetry.
• Tight Stability and Wide Pull Range.
• 5 Vdc or 3.3 Vdc.
APPLICATIONS:
• Phase Locked Loops (PLLs)
• Reference Signal Tracking.
• Clock Recovery.
• Synthesizers.
STANDARD SPECIFICATIONS
PARAMETERS
(F
o
)
Frequency Range
Operating Temperature (T
OPR
)
Storage Temperature
(T
STO
)
(
∆F
/ F
o
)
Frequency Stability
Supply Voltage
(V
dd
)
Input Current
(I
dd
)
AHVX 1025
AHVX 1025 L
Duty Cycle or Symmetry
Rise and Fall Times
(T
R
/
T
F
)
Output Load
(V
OH
)
Output Voltage
(V
OL
)
Transfer Function
Voltage Control
(Vc)
Frequency Deviation
Linearity
Input Impedance
1.0 MHz - 52.0 MHz
(**)
0°C to + 70°C
(See Options)
-55°C to + 125°C
± 50 ppm max
5 Vdc ± 5%
3.3 Vdc ± 5%
_
20 mA max. for F < 30 MHz
_
35 mA max. for F < 52 MHz
45 / 55% max.
@
1/2 Vdd
6 ns max.
15 pF or 2TT L
0.9 * V
dd
min.
0.4 V
dc
max.
Positive
1.65 Vdc ± 1.35 V
2.5 Vdc ± 2.0 Vdc
± 100 ppm min.
(See Options)
± 10% max.
50 k
min.
(*) Inclusive of Calibration tolerance, aging, supply voltage, shock, vibrations,
and operating temperature.
(**) Higher frequencies and pulling available.
For test circuit, waveforms, please see page 67.
Environmental and mechanical specifications on page 68, Group 1.
Marking, see page 79.
PIN
N0.
FUNCTION
Voltage Control Vc
GND / Case
Output
V
dd
ORDERING OPTIONS
AHVX1025 X - Frequency - Temperature - Overall Frequency Stability
-
Pulling - Value Added
Blank or L
-N15 ± 150 ppm min.
to
to
to
to
to
+ 60°C
+ 70°C
+ 70°C
+ 85°C
+ 85°C
-J
-R
-K
-H
for ± 20 ppm max
for ± 25 ppm max
for ± 30 ppm max
for ± 35 ppm max.
1
4
5
8
XX.XXXXX MHz
-D for -10°C
-E for -20°C
-F for -30°C
-N for -30°C
-L for -40°C
-G
Gull Wing*
-G2 Gull Wing *
-QXX (Trimmed Leads) *
* Found on Page 73.
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
NOTE: Left blank if standard
All specifications and markings subject to change without notice
ABRACON
29 Journey • Aliso Viejo, CA 92656 • USA
(949) 448-7070
F
AX
: (949) 448-8484
E-
MAIL
:
abinfo
@
abracon.com •
I
NTERNET
A
DDRESS
:
www.abracon.com
®
- 49 -
C O R P O R AT I O N
Summary of common problems in PCB dry area (circuit, solder mask, text)
1. Why should BGA be plugged in solder mask? What is the acceptance standard? "][size=17px]Answer: First of all, solder mask plugging is to protect the service life of the vias, because the holes that...
ohahaha PCB Design
Share a reference implementation of path planning, the key is that there are animated pictures!
GitHub - zhm-real/PathPlanning: Common used path planning algorithms with animations. After cloning and installing the required drawing modules for Python, you can run it. └── Search-based Planning├──...
freebsder Embedded System
Background knowledge before getting started with DSP
Digital Signal Processing (DSP) is an emerging discipline that involves many disciplines and is widely used in many fields. Since the 1960s, with the rapid development of computer and information tech...
fengzhang2002 DSP and ARM Processors
About 1oo2 System Architecture
Everyone would like to ask, it is said here: 1oo2 system architecture is different from 1oo1 architecture. In 1oo2 architecture, the whole system adds a redundant design, and the output parts of the t...
fan0208 Microcontroller MCU
Has anyone used Quartus to call the FFT IP core?
Has any expert used Quartus to call the FFT IP core? Why is there a critical warning when compiling saying that altera_reserved_clk is not satisfied? ??? ??? ???...
李豆芽 FPGA/CPLD
Low-power and high-speed data acquisition system based on DSP
Abstract: This paper introduces a self-developed low-power data acquisition system based on DSP. [url=http://www.dzsc.com/icstock/683/TEST1.html]TEST1[/url] This system uses TMS320C5509 as the core an...
BBB DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 501  2675  930  142  1823  11  54  19  3  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号