EEWORLDEEWORLDEEWORLD

Part Number

Search

ZPSD301-15U

Description
Parallel I/O Port, 19 I/O, CMOS, PQFP44,
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size2MB,91 Pages
ManufacturerWaferscale Integration Inc.
Download Datasheet Parametric View All

ZPSD301-15U Overview

Parallel I/O Port, 19 I/O, CMOS, PQFP44,

ZPSD301-15U Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerWaferscale Integration Inc.
Reach Compliance Codeunknown
Maximum access time1.5e-7 ns
External data bus width16
JESD-30 codeS-PQFP-G44
JESD-609 codee0
Number of I/O lines19
Number of ports3
Number of terminals44
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeQFP
Encapsulate equivalent codeQFP44,.63SQ,40
Package shapeSQUARE
Package formFLATPACK
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
ROM size (bits)256 Bits
Maximum standby current0.00002 A
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
UV erasableN
uPs/uCs/peripheral integrated circuit typePARALLEL IO PORT, GENERAL PURPOSE
Base Number Matches1
Research on three-phase voltage-source PWM rectifier based on dsPIC30F4012 microprocessor
Abstract: A voltage-source PWM rectifier model is established, a practical current decoupling scheme is proposed, and a three-phase voltage-source PWM rectifier control system controlled by a dsPIC30F...
rain Energy Infrastructure?
Introduction to RF Gain Blocks for Radio Range and Reliability
Radio frequency (RF) PCB design has many uncertainties in the currently published theories and is often described as a "black art". Generally speaking, for circuits below the microwave frequency band ...
灞波儿奔 RF/Wirelessly
xilinx
Dear experts, I just learned about FPGA and would like to ask a question. Can Xilinx chips support PCIEx16? Why do the FPGA boards I see currently only support X8 at most? Is this configurable?...
yangyang627514 FPGA/CPLD
LPC2103 Learning PPT
LPC2103 Learning PPT...
tonytong MCU
EEWORLD University Hall -- Pan Wenming's Simple Design Method Series Tutorials FPGA Positioning Problems
Pan Wenming's series of tutorials on simple design methods: FPGA positioning issues : https://training.eeworld.com.cn/course/4145...
xuehua_12 FPGA/CPLD
Which version of NIOS II should I install after installing QUARTUS II 7.2?
After installing Quartus II 7.2, what version of NIOS II should I install? I want to learn NIOS II. Can you guys help me?...
lixinqing Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2754  803  2665  2037  1056  56  17  54  42  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号