EEWORLDEEWORLDEEWORLD

Part Number

Search

54HHSC109CL

Description
J-Kbar Flip-Flop, HSC Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16
Categorylogic    logic   
File Size2MB,84 Pages
ManufacturerDynex
Websitehttp://www.dynexsemi.com/
Download Datasheet Parametric View All

54HHSC109CL Overview

J-Kbar Flip-Flop, HSC Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16

54HHSC109CL Parametric

Parameter NameAttribute value
MakerDynex
package instruction,
Reach Compliance Codeunknown
Other featuresRADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHNOLOGY
seriesHSC
JESD-30 codeR-CDIP-T16
Load capacitance (CL)50 pF
Logic integrated circuit typeJ-KBAR FLIP-FLOP
Number of digits2
Number of functions2
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)25 ns
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal locationDUAL
Trigger typePOSITIVE EDGE
Base Number Matches1
[Prize-winning quiz] Xilinx network communication topic, win an LX9 Microboard development board!
Activity name: Read the special topic and win big prizes!!!   Xilinx Network Communication Special Topic, win an $89 LX9 Microboard development board.Event time: June 19th - July 18thActivity form: Re...
EEWORLD社区 FPGA/CPLD
How to use PCB layer stacking to control EMI radiation [Transfer]
There are many ways to solve the EMI problem. Modern EMI suppression methods include: using EMI suppression coatings, selecting appropriate EMI suppression components and EMI simulation design. This a...
eric_wang PCB Design
Resonance Prediction of Shielded Microwave PCB
...
yuandayuan6999 PCB Design
Can FPGA input negative voltage level?
I want to detect the zero-crossing point (50KHz) of a sinusoidal signal with a peak-to-peak value of -1.5V to +1.5V. I am afraid of causing glitches and do not want to add a pulse shaping circuit. Can...
godjohsn FPGA/CPLD
PXA300+WINCE5 enters systemidle immediately after the first supend->wake
I would like to ask you, my PDA will immediately enter systemidle after pressing the power button to enter suspend mode and then waking up (power button or plugging USB) after that. At this time, if t...
lightsite Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1988  627  1940  2354  2420  41  13  40  48  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号