EEWORLDEEWORLDEEWORLD

Part Number

Search

CX12AZ-A1B1C160-12.0D20

Description
Parallel - Fundamental Quartz Crystal, 12MHz Nom, ROHS COMPLIANT, CERAMIC PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size721KB,1 Pages
ManufacturerCardinal Components
Environmental Compliance  
Download Datasheet Parametric View All

CX12AZ-A1B1C160-12.0D20 Overview

Parallel - Fundamental Quartz Crystal, 12MHz Nom, ROHS COMPLIANT, CERAMIC PACKAGE-2

CX12AZ-A1B1C160-12.0D20 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerCardinal Components
package instructionROHS COMPLIANT, CERAMIC PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT; TAPE AND REEL
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.01%
frequency tolerance100 ppm
load capacitance20 pF
Manufacturer's serial numberCX12A
Installation featuresSURFACE MOUNT
Nominal operating frequency12 MHz
Maximum operating temperature70 °C
Minimum operating temperature-10 °C
physical sizeL7.0XB5.0XH1.25 (mm)/L0.276XB0.197XH0.049 (inch)
Series resistance60 Ω
surface mountYES
Base Number Matches1
Ceramic Surface Mount
CARDINAL COMPONENTS
Two industry standard footprints
• Economic cost
• 1.25 mm height
• Glass-sealed housing for high reliability
Series CX12A
CX12B
Part Numbering Example: CX12A Z - A1 B2 C2 60 - 9.83 D18 - 3
CX12A
Z
A1*
B2
C2
60
9.83
D18
-3
SERIES ADDED FEATURES OPERATING TEMP. STABILITY TOLERANCE RESISTANCE FREQUENCY LOAD CAP.
OVERTONE
CX12A BLANK = BULK PACK A0 = -10°C ~ +60°C B1 = ±100 C1 = ±100 SEE CHART
D16,18,20,ETC. BLANK: FUND.
-3: 3rd OT
BELOW
DS = SERIES
Z = TAPE AND REEL A1 = -10°C ~ +70°C B2 = ± 50 C2 = ± 50
-5: 5th OT
A2 = -40°C ~ +85°C B3 = ± 30 C3 = ± 30
-7: 7th OT
B4 = ± 10 C4 = ± 10
A3 = -55°C ~ +125°C
-BT: BT Cut
*NOTE:
The above ABC combinations cover basic specification options. We tailor our crystal specifications
to meet customer requirements. Please contact our sales department if you don’t see exactly what you need.
Specifications:
Frequency Range:
Operating Temperature:
Frequency Stability:
Frequency Tolerance:
(at 25°C)
Load Capacitance:
Resistance:
Standard:
9.83 ~ 100.000 MHz
-10°C ~ +60°C
-40°C ~ +85°C
±100 ppm
± 50 ppm
± 50 ppm
CX12A
Standard
CX12B
Standard
Standard
Standard 18 pF or series.
Other values are available.
Maximum resistance corresponds to frequency.
See chart below.
Mode: Fundamental or 3rd Overtone
Shunt Capacitance: 5 pF Max
Aging: ± 5 ppm/year
Drive Level: 0.1 mW
Packaging: Tape and Reel (1K per Reel)
Resistance Chart:
All resistances are maximum values.
EQUIVALENT SERIES RESISTANCE (ESR), MODE OF OPERATION (MODE), AND CUT
Frequency MHz
9.83~11.999
12.000~15.999
16.000~25.999
26.000~41.000
ESR(Ω)
60 Max
60 Max
40 Max
40 Max
Mode/cut
Fund./AT
Fund./AT
Fund./AT
Fund./AT
Frequency MHz
28.000~30.999
31.000~34.999
35.000~49.999
50.000~100.000
ESR (Ω)
100 Max
100 Max
60 Max
60 Max
Mode/cut
3rd Overtone/AT
3rd Overtone/AT
3rd Overtone/AT
3rd Overtone/AT
155 Route 46 West
Wayne, NJ 07470
Rev: C-090414-11
Cardinal Components, Inc.
C-12
TEL:
(973)785-1333
E-MAIL: sales@cardinalxtal.com
WEB: http://www.cardinalxtal.com
WinCE Bluetooth problem solved thanks
Hello everyone, I have a few questions to ask you. I am studying the Bluetooth device of embedded system recently. The CPU used is s3c2443, and the OS is WinCE Platform Builder 5.0. I want to build a ...
hongfs Embedded System
How to put constant array in code segment in ARM?
Now I have a large constant array const int testdata[1000]. In order to save memory, I want to put it in the code segment. How do I declare it? In the past, in the microcontroller, the bytes were simp...
dzzl ARM Technology
HPS-to-FPGA access to FPGA I/O
The problem of HPS accessing the i/o port of FPGA through the HPS-to-FPGA bridge. It is not a lightweight bridge. Has anyone done it before? I have been working on it for two days, but it doesn't work...
Makefile FPGA/CPLD
The FPGA pin corresponding to the common IO signal on the PCB is the global clock
Dear heroes, the clock of the crystal oscillator is main_clk. After dividing the clock, we get the AD clock AD_clk. However, in the actual circuit diagram, I connected AD_clk to the pin corresponding ...
sunnian1234 FPGA/CPLD
I hope the experts can give me some advice.
I have a problem and hope that experts can give me some advice. If there is an irregular DC pulse wave (2.0v-28v 0-160ma), and I want to collect it into a battery with a floating voltage of DC10v, how...
likrat Creative Market
Introduction to MSP430 Series MCU
Introduction to MSP430 Series MCU...
songbo Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2015  2869  60  414  2633  41  58  2  9  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号