BZV37/A0112/51 datasheet, PDF - EEWORLD Datasheet

BZV37/A0112/51: DescriptionMains Power Connector, 1A, 250VAC, Male, Solder Terminal; CategoryThe connector The connector; File Size530KB，7 Pages; ManufacturerBULGIN; Websitehttp://www.bulgin.co.uk/; Environmental Compliance

Download Datasheet Parametric View All

BZV37/A0112/51 Overview

Mains Power Connector, 1A, 250VAC, Male, Solder Terminal

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	BULGIN
Reach Compliance Code	compliant
Connector type	MAINS POWER CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	MALE
Contact material	NOT SPECIFIED
Coupling type	SNAP
DIN compliance	NO
IEC compliance	NO
MIL compliance	NO
Power Connector Ratings	1A, 250VAC
Manufacturer's serial number	BZV
Installation type	PANEL
Options	GENERAL PURPOSE
Termination type	SOLDER
Total number of contacts	3
Base Number Matches	1

FPGA-specific terminology glossary.pdf: FPGA-specific terminology glossary.pdf:):):)...; 白丁 FPGA/CPLD

Capacitor component failure: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:54[/i] [color=#2b2b2b][font=simsun, arial, helvetica, clean, sans-serif]The common failure modes of capacitors are: breakdown, open cir...; qwqwqw2088 Mobile and portable

quartus ii 11.0 and pcie: I used Quartus II 11.0 to generate a PCIE IP core and then used ModelSim to simulate the automatically generated Chaining DMA example. The error Failure: SUCCESS: BFM model not available! Then I searc...; xiha FPGA/CPLD

About the replacement of EPCS64SI16N: EPCS64SI16N is too expensive~~~Is there a cheaper replacement~~~~~~~It would be best if it does not require program modification...; lp3861052 FPGA/CPLD

Help, about xilinx frequency division: I'm a novice and I've never used xilinx before. Now I want to use PLL to divide the 50M system clock into 48M. I don't know how to write it. Please help me....; 小范fpr FPGA/CPLD

"FPGA Three Kingdoms" (XI) Part 2 - Structure: Altera FPGA is not as fast as Xilinx, wrong! Of course, you must have a certain understanding of this asymmetric structure to make better use of it. That is to say, you must follow: large data through...; liumnqti FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components