EEWORLDEEWORLDEEWORLD

Part Number

Search

IS61LPS102418A-250B3

Description
Cache SRAM, 1MX18, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, PLASTIC, TFBGA-165
Categorystorage    storage   
File Size298KB,35 Pages
ManufacturerABLIC
Download Datasheet Parametric View All

IS61LPS102418A-250B3 Online Shopping

Suppliers Part Number Price MOQ In stock  
IS61LPS102418A-250B3 - - View Buy Now

IS61LPS102418A-250B3 Overview

Cache SRAM, 1MX18, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, PLASTIC, TFBGA-165

IS61LPS102418A-250B3 Parametric

Parameter NameAttribute value
MakerABLIC
Parts packaging codeBGA
package instruction13 X 15 MM, 1 MM PITCH, PLASTIC, TFBGA-165
Contacts165
Reach Compliance Codeunknown
ECCN code3A991.B.2.A
JESD-30 codeR-PBGA-B165
length15 mm
memory density18874368 bit
Memory IC TypeCACHE SRAM
memory width18
Number of functions1
Number of terminals165
word count1048576 words
character code1000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize1MX18
Package body materialPLASTIC/EPOXY
encapsulated codeTBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
width13 mm
Base Number Matches1
IS61VPS25672A IS61LPS25672A
IS61VPS51236A IS61LPS51236A
IS61VPS102418A IS61LPS102418A
256K x 72, 512K x 36, 1024K x 18
18Mb SYNCHRONOUS PIPELINED,
SINGLE CYCLE DESELECT STATIC RAM
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Burst sequence control using MODE input
• Three chip enable option for simple depth
expansion and address pipelining
• Common data inputs and data outputs
• Auto Power-down during deselect
• Single cycle deselect
• Snooze MODE for reduced-power standby
• JTAG Boundary Scan for PBGA package
• Power Supply
LPS: V
DD
3.3V + 5%, V
DDQ
3.3V/2.5V + 5%
VPS: V
DD
2.5V + 5%, V
DDQ
2.5V + 5%
• JEDEC 100-Pin TQFP, 119-ball PBGA, 165-ball
PBGA, and 209-ball (x72) packages
• Lead-free available
JANUARY 2010
DESCRIPTION
The
ISSI
IS61LPS/VPS51236A, IS61LPS/VPS102418A,
and IS61LPS/VPS25672A are high-speed, low-power syn-
chronous static RAMs designed to provide burstable, high-
performance memory for communication and networking
applications. The IS61LPS/VPS51236A is organized as
524,288 words by 36 bits, the IS61LPS/VPS102418A is
organized as 1,048,576 words by 18 bits, and the IS61LPS/
VPS25672A is organized as 262,144 words by 72 bits.
Fabricated with
ISSI
's advanced CMOS technology, the
device integrates a 2-bit burst counter, high-speed SRAM
core, and high-drive capability outputs into a single mono-
lithic circuit. All synchronous inputs pass through regis-
ters controlled by a positive-edge-triggered single clock
input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be one
to four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
The byte write operation is performed by using the byte
write enable (BWE) input combined with one or more
individual byte write signals (BWx). In addition, Global
Write (GW) is available for writing all bytes at one time,
regardless of the byte write controls.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally and controlled by the
ADV
(burst address
advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH or
left floating.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
250
2.6
4
250
200
3.1
5
200
Units
ns
ns
MHz
Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability
arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any
published information and before placing orders for products.
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. M
01/10/2010
1
EEWORLD University ---- MSP430 C language programming
MSP430 C language programming : https://training.eeworld.com.cn/course/335...
dongcuipin MCU
Detailed introduction of vivado calling IP core
Everyone, it's time for daily learning again. Today, let's talk about vivado calling IP cores. First, let's take a look at vivado's IP cores. IP cores (IP Core): There are many IP cores in Vivado that...
大辉哥0614 FPGA/CPLD
How to catch error exceptions of MSComm control
As the title says, how to catch MSComm control error exceptions. I want to catch MSComm error exceptions and do some custom operations, but it seems that the general method of catching exceptions does...
icc007 Embedded System
Made a batch of UHF band low noise amplifiers
Recently, I made a UHF band low noise amplifier for the 400-430MHz band. It is also the main frequency band for amateur radio. Adding it to the front end of the receiver can improve the sensitivity of...
RF-刘海石 RF/Wirelessly
Does the MEGA16 reference power pin VREF have drive capability?
When the ADC turns on the internal 2.56V reference, the VREF pin has a 2.56V voltage. I don't know how much driving capability this pin has? Can it also provide a stable reference voltage source for t...
zhizi78 Microchip MCU
Beaglebone Black cannot use USB0 to transfer data after changing the kernel
[color=#666666]I used gnueabi-gcc to compile the dog board kernel on the PC, and generated the following image and dtb[/color] [color=#666666]This is the file under the dog board uboot (can be used fo...
buaa213 Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2640  108  59  1300  861  54  3  2  27  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号