EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT70V5378S100BGI8

Description
Multi-Port SRAM, 32KX18, 3.6ns, CMOS, PBGA272
Categorystorage    storage   
File Size248KB,29 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

IDT70V5378S100BGI8 Overview

Multi-Port SRAM, 32KX18, 3.6ns, CMOS, PBGA272

IDT70V5378S100BGI8 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Reach Compliance Codenot_compliant
Maximum access time3.6 ns
Maximum clock frequency (fCLK)100 MHz
I/O typeCOMMON
JESD-30 codeS-PBGA-B272
JESD-609 codee0
memory density589824 bit
Memory IC TypeMULTI-PORT SRAM
memory width18
Number of ports4
Number of terminals272
word count32768 words
character code32000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize32KX18
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA272,20X20,50
Package shapeSQUARE
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply3.3 V
Certification statusNot Qualified
Maximum standby current0.015 A
Minimum standby current3.15 V
Maximum slew rate0.245 mA
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
Base Number Matches1
3.3V 64/32K X 18
SYNCHRONOUS
FOURPORT™ STATIC RAM
Features
IDT70V5388/78
True four-ported memory cells which allow simultaneous
access of the same memory location
Synchronous Pipelined device
– 64/32K x 18 organization
Pipelined output mode allows fast 200MHz operation
High Bandwidth up to 14 Gbps (200MHz x 18 bits wide x
4 ports)
LVTTL I/O interface
High-speed clock to data access 3.0ns (max.)
3.3V Low operating power
Interrupt flags for message passing
Width and depth expansion capabilities
Counter readback on address lines
R/
W
P1
U B
P1
C E
0P1
CE
1P1
L B
P1
O E
P1
Counter wrap-around control
– Internal mask register controls counter wrap-around
– Counter-Interrupt flags to indicate wrap-around
Mask register readback on address lines
Global Master reset for all ports
Dual Chip Enables on all ports for easy depth expansion
Separate upper-word and lower-word controls on all ports
272-BGA package (27mm x 27mm 1.27mm ball pitch) and
256-BGA package (17mm x 17mm 1.0mm ball pitch)
Commercial and Industrial temperature ranges
JTAG boundary scan
MBIST (Memory Built-In Self Test) controller
Green parts available, see ordering information
Port - 1 Logic Block Diagram
(2)
0
1
1 /0
I/O
9P1
- I/O
17P1
I/O
0P1
- I/O
8P1
Port 1
I/O
Control
TR S T
TMS
TCK
TDI
CLKMBIST
JTAG
Controller
MBIST
TDO
Addr.
Read
Back
Port 1
Readback
Register
MRST
A
0P1
- A
15P1
(1)
C N T R D
P1
M K R D
P1
M K L D
P1
C N T IN C
P1
C N T L D
P1
C N T R S T
P1
CLK
P1
MRST
C N T IN T
P1
Port 1
Mask
Register
Priority
Decision
Logic
Port 1
Counter/
Address
Register
Port 1
Address
Decode
64KX18
Memory
Array
,
R/
W
P1
C E
0P1
CE
1P1
CLK
P1
Port 1
Interrupt
Logic
IN T
P1
MRST
NOTE:
1. A
15
x is a NC for IDT70V5378.
2. Port 2, Port 3, and Port 4 Logic Blocks are similar to Port 1 Logic Blocks.
5649 drw 01
JANUARY 2006
DSC-5649/4
1
©2006 Integrated Device Technology, Inc.
It's still a kernel debugging issue. CS8900 doesn't support KITL. How can I debug the kernel?
If you want to debug the kernel or driver, you should cut a debuggable version of the kernel. In SETTINGS, you should select ENABLE KITL ENABLE Kernel Debugger. But according to the information, CS890...
levenshiry Embedded System
Digital tube display problem (urgent)!
The microcontroller is stc89c51, with 6 digital tubes. P0.0~P0.7 are connected to the segments of the digital tubes (a, b, c......., dp), and P2.0~P2.5 are connected to the bit selection of the digita...
wangxiaoyu Embedded System
MOS digital integrated circuit
Reference books[:)]...
fighting Analog electronics
Help, how to receive packets in NDISUIO
I used NDISUIO to send packets. The frame type is a special packet of 0X6806. I can see that the packet has been sent using the packet capture software. However, when my development board is connected...
joe88 Embedded System
The latest version of Flink embedded AM335x product specification
OK335x series products are high-performance, industrial-grade development platforms independently designed, produced, distributed and sold by Feiling. The development platform uses TI's AM335X Cortex-...
jameswangsynnex Download Centre
I would like to ask the teachers for help on the problems encountered in debugging msp430f5438
1. The watchdog of msp430f5438 is enabled by default. Why does the watchdog not reset the chip in debugging mode (assuming that the statement to disable the watchdog has not been executed yet)? Is the...
阿力 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 23  2676  602  485  2828  1  54  13  10  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号