EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT7202LAL

Description
FIFO, 1KX9, 12ns, Asynchronous, CMOS, CQCC32, LCC-32
Categorystorage    storage   
File Size364KB,13 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

IDT7202LAL Overview

FIFO, 1KX9, 12ns, Asynchronous, CMOS, CQCC32, LCC-32

IDT7202LAL Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeQFJ
package instructionQCCN,
Contacts32
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum access time12 ns
period time20 ns
JESD-30 codeR-CQCC-N32
JESD-609 codee0
length13.97 mm
memory density9216 bit
memory width9
Number of functions1
Number of terminals32
word count1024 words
character code1000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize1KX9
ExportableNO
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQCCN
Package shapeRECTANGULAR
Package formCHIP CARRIER
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
Certification statusNot Qualified
Maximum seat height3.048 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width11.43 mm
Base Number Matches1
NXP IoT Module Review
[size=4]Thanks to the beautiful students of EEWORLD again for giving me the opportunity to participate in this evaluation of NXP IoT module. This NXP LPC54018 IoT Module provided by NXP is called NXP ...
freebsder NXP MCU
Why does the Rds(on) of a MOS tube become smaller when its Vgs is larger?
[font=楷体_GB2312][size=3]Why does the Rds(on) of a MOS tube decrease when the Vgs is large? Please give me some advice. Thanks. Vgs is the voltage drop between the gate and the source, and Rds(on) is t...
lixiaohai8211 Analog electronics
Why do we need synchronous design?
Asynchronous design may cause the following problems :wI made an FPGA design two years ago and it doesn't work now. Has anything changed in FPGAs themselves? -If an asynchronous design is used, there ...
eeleader FPGA/CPLD
Regarding the horizontal and vertical screen issues of CE!!! Urgent!!!
When I was developing the CE kernel, I chose the MOBILE HANDLE template and deleted the HELP and MOUSE components. The resulting kernel was in landscape mode, but I wanted a portrait mode. I saw that ...
yur2004 Embedded System
FET430uif is bricked
When I used the MSP430Flasher.exe software to download the program, the instructions were written incorrectly, so I upgraded the firmware, causing the device manager to now show Texas Instruments MSP-...
newnew20050601 Microcontroller MCU
What is the difference between simulation node pre-synthesis and pos-fitting?
What are the differences between the options of fiter? It seems that there is no all register, but there is all and register :post-fiter. What does this mean? What is the difference between pre-synthe...
tianma123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2417  2137  2319  122  936  49  44  47  3  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号