BZV25/A1010/16 datasheet, PDF - EEWORLD Datasheet

BZV25/A1010/16: DescriptionMains Power Connector, 10A, 250VAC, Male; CategoryThe connector The connector; File Size78KB，1 Pages; ManufacturerBULGIN; Websitehttp://www.bulgin.co.uk/; Environmental Compliance

Download Datasheet Parametric View All

BZV25/A1010/16 Overview

Mains Power Connector, 10A, 250VAC, Male

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	BULGIN
Reach Compliance Code	compliant
Connector type	MAINS POWER CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	MALE
Contact material	NOT SPECIFIED
Coupling type	SNAP
DIN compliance	NO
IEC compliance	NO
MIL compliance	NO
Power Connector Ratings	10A, 250VAC
Manufacturer's serial number	BZV
Installation type	PANEL
Total number of contacts	3
Base Number Matches	1

[GD32L233C-START Review] 3. GPIO, EXTI: This time, we use the four LEDs and the "Wakeup" button on the GD32L233C-START board to conduct experiments, and learn about the GPIO and EXTI (external interrupt resources) of GD32L233CCT6 through si...; lising GD32 MCU

Some special uses of AD6: 1. Globally modify the character size. Generally speaking, the component number and key parameters are marked near the components of the formal PCB,but some pure SMD circuit boards are relatively smal...; 破茧佼龙 MCU

XILINX ISE 14.6 Failed to create temporary project! !: Open ISE, and a dialog box "Project Open Failed" will pop up first. Close it and then click New Project, and then "Failed to create temporary project" will appear, and another dialog box will pop up a...; daiwenzhou FPGA/CPLD

Chinese caller ID device based on DTMF format!: [i=s]This post was last edited by paulhyde on 2014-9-15 03:39[/i] [b][color=#000099][/color][/b] [url=http://bbs.cepark.com/attachment.php?aid=MjgzMnwwNzgwODIzOXwxMjY3MzYwMDEzfGFiNzZYdmI4MXN2UzZVcXJaY...; gina Electronics Design Contest

High-speed AD data acquisition, asynchronous FIFO, or dual-port RAM: RT acts as an oscilloscope, FPGA collects data and sends it to STM32 for display. Experienced friends please give me some advice....; 523335234 FPGA/CPLD

Modification of sensitive variable table after ISE VHDL synthesis: After synthesis, I added sensitive variables according to the warning, but the program does not run. I want to know, after synthesis, I must remove the latch according to the warning, but must I add s...; timdong FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components