EEWORLDEEWORLDEEWORLD

Part Number

Search

DWM-37-57-G-D-530

Description
Board Stacking Connector, 74 Contact(s), 2 Row(s), Male, Straight, Solder Terminal,
CategoryThe connector    The connector   
File Size130KB,1 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance  
Download Datasheet Parametric View All

DWM-37-57-G-D-530 Overview

Board Stacking Connector, 74 Contact(s), 2 Row(s), Male, Straight, Solder Terminal,

DWM-37-57-G-D-530 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSAMTEC
Reach Compliance Codecompliant
ECCN codeEAR99
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationGOLD (10) OVER NICKEL
Contact completed and terminatedGOLD FLASH OVER NICKEL
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial numberDWM
Plug informationNO
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch1.27 mm
Termination typeSOLDER
Total number of contacts74
Base Number Matches1
Development of Program-controlled AC Power Supply Based on DSP
A programmable AC power supply based on DSP is introduced. This AC power supply can not only output frequency amplitude, variable sinusoidal voltage, but also output periodic distorted voltage. The po...
frozenviolet DSP and ARM Processors
The LM3S9B92 board is missing a keyboard program and PC connection
After connecting, the PC does not respond. How can I install the driver? Please give me some advice! Thank you!...
karishima Microcontroller MCU
A beginner was trapped by the garbage code of the development board for a whole night
I am using the AX309 development board from Heijin and I am a beginner in FPGA. Today I simulated the serial port routine in their tutorial. First, I had a problem simulating a simple clock divider mo...
lingking FPGA/CPLD
How long does it take for CPLD to execute a statement?
In Verilog, for example, always @(posedge clk) //CLK frequency is 125MHZ. 8ns period begin ... end How long does it take to execute each statement in begin end?...
mahn168 FPGA/CPLD
Please advise how to develop Driver under Win CE [or looking for part-time staff in Beijing]
I would like to ask how to develop a Dirver under Win CE. What is the development process and the technology used? I hope you can help me find some examples and related documents. I have an embedded p...
jim200503 Embedded System
I want to use 2262 or 2272 to make a remote control car. How can I make the car move forward and turn at the same time?
I want to use 2262, 2272 to make a remote control car, but this chip can only have one port output at the same time, so it cannot turn when moving forward. I don't know how to solve this problem. Plea...
zhangli7322 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1638  2535  1986  880  2276  33  52  40  18  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号