BC183LB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Discrete semiconductor> The transistor> BC183LB

BC183LB: DescriptionTRANSISTOR,BJT,NPN,30V V(BR)CEO,500MA I(C),TO-92; CategoryDiscrete semiconductor The transistor; File Size32KB，1 Pages; ManufacturerNational Semiconductor（TI ）; Websitehttp://www.ti.com

Stay tuned Parametric Compare

BC183LB Overview

TRANSISTOR,BJT,NPN,30V V(BR)CEO,500MA I(C),TO-92

BC183LB Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	National Semiconductor（TI ）
package instruction	,
Reach Compliance Code	unknown
Maximum collector current (IC)	0.5 A
Configuration	Single
Minimum DC current gain (hFE)	180
JESD-609 code	e0
Maximum operating temperature	150 °C
Polarity/channel type	NPN
Maximum power dissipation(Abs)	0.5 W
surface mount	NO
Terminal surface	Tin/Lead (Sn/Pb)
Nominal transition frequency (fT)	150 MHz
Base Number Matches	1

BC183LB Related Products

	BC183LB	BC182KB	BC182KA	BC183KA	BC183KC	BC183K	BC183KB	BC182K
Description	TRANSISTOR,BJT,NPN,30V V(BR)CEO,500MA I(C),TO-92	TRANSISTOR,BJT,NPN,50V V(BR)CEO,100MA I(C),TO-92	TRANSISTOR,BJT,NPN,50V V(BR)CEO,100MA I(C),TO-92	TRANSISTOR,BJT,NPN,30V V(BR)CEO,100MA I(C),TO-92	TRANSISTOR,BJT,NPN,30V V(BR)CEO,100A I(C),TO-92	TRANSISTOR,BJT,NPN,30V V(BR)CEO,100MA I(C),TO-92	TRANSISTOR,BJT,NPN,30V V(BR)CEO,100A I(C),TO-92	TRANSISTOR,BJT,NPN,50V V(BR)CEO,100MA I(C),TO-92
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Reach Compliance Code	unknown	compliant	compliant	compliant	compliant	compliant	compliant	compli
Maximum collector current (IC)	0.5 A	0.1 A	0.1 A	0.1 A	100 A	0.1 A	100 A	0.1 A
Configuration	Single	Single	Single	Single	Single	Single	Single	Single
Minimum DC current gain (hFE)	180	450	220	220	800	800	450	450
JESD-609 code	e0	e0	e0	e0	e0	e0	e0	e0
Maximum operating temperature	150 °C	150 °C	150 °C	150 °C	150 °C	150 °C	125 °C	125 °C
Polarity/channel type	NPN	NPN	NPN	NPN	NPN	NPN	NPN	NPN
Maximum power dissipation(Abs)	0.5 W	0.5 W	0.5 W	0.5 W	0.5 W	0.5 W	0.5 W	0.5 W
surface mount	NO	NO	NO	NO	NO	NO	NO	NO
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Nominal transition frequency (fT)	150 MHz	150 MHz	150 MHz	150 MHz	150 MHz	150 MHz	150 MHz	150 MHz
Maker	National Semiconductor（TI ）	-	National Semiconductor（TI ）	National Semiconductor（TI ）	National Semiconductor（TI ）	National Semiconductor（TI ）	National Semiconductor（TI ）	National Semiconductor（TI ）

Recommended Resources

Three-phase AC power supply phase sequence detection circuit

5V DC regulated power supply

Human physiological stimulus response time test circuit

MP3 circuit diagram high definition 3

Ringing detection circuit

Start the insurance to start the input, and the operation exits the circuit

FRDM-KW41Z related information links: [i=s]This post was last edited by freebsder on 2017-3-29 13:26[/i] [size=3][url=http://www.nxp.com/assets/documents/data/en/data-sheets/MKW41Z512.pdf]KW41Z Datasheet[/url] [url=http://www.nxp.com/asse...; freebsder NXP MCU

TI Power Tips: Current-mode control simplifies compensation for step-down LED regulators: [p=30, null, left][font=宋体][font=Verdana][color=#111111] [/color][color=#000000] The most effective way to regulate the current in an LED from a higher input voltage is to use a synchronous buck regul...; qwqwqw2088 Analogue and Mixed Signal

Question about Output Update Rate: I'm using AD7716 for data acquisition recently. The data sheet says that the maximum Output Update Rate is 2232Hz. This chip has 4 channels. Does that mean that 2232 sets of data (data volume per set:...; 逍遥书生 ADI Reference Circuit

Teach you step by step how to design CPLD/FPGA and MCU together: Since January 2009, the author has serialized the lecture "Hand in Hand Teach You to Learn CPLD/FPGA Design" in the magazine "Electronic World". "Hand in Hand Teach You to Learn CPLD/FPGA and Single C...; arui1999 Download Centre

Chinese version of Verilog HDL concise tutorial.: Chinese version of Verilog HDL concise tutorial..chm...; super红红55 FPGA/CPLD

Regarding the problem of 89c669 serial port 0 interrupt reception: My program is as follows: //Serial port 0 is used to communicate with the microcomputer. After receiving the microcomputer data packet, no changes are made, and the data packet is returned intact //Cr...; 荒漠甘泉 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components