EEWORLDEEWORLDEEWORLD

Part Number

Search

MMT-110-02-T-DH-P

Description
Board Connector, 20 Contact(s), 2 Row(s), Male, Right Angle, 0.079 inch Pitch, Surface Mount Terminal, Black Insulator
CategoryThe connector    The connector   
File Size540KB,6 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

MMT-110-02-T-DH-P Overview

Board Connector, 20 Contact(s), 2 Row(s), Male, Right Angle, 0.079 inch Pitch, Surface Mount Terminal, Black Insulator

MMT-110-02-T-DH-P Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSAMTEC
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time2 weeks
body width0.157 inch
subject depth0.324 inch
body length0.79 inch
Connector typeBOARD CONNECTOR
Contact to complete cooperationSN ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulator colorBLACK
insulator materialLIQUID CRYSTAL POLYMER (LCP)
JESD-609 codee3
Plug contact pitch0.079 inch
Match contact row spacing0.079 inch
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
PCB contact patternRECTANGULAR
PCB contact row spacing3.3782 mm
GuidelineUL
reliabilityCOMMERCIAL
Terminal pitch2.0066 mm
Termination typeSURFACE MOUNT
Total number of contacts20
Base Number Matches1
REVISION DH
NOTES:
1.
C
REPRESENTS A CRITICAL DIMENSION.
2. MINIMUM PUSHOUT FORCE: 2 LB.
3. FOR NON -LC & -A, USE 2TS-XX-D.
No OF POSITIONS
4. COPLANARITY TO INCLUDE INSULATOR.
5. MAX BURR ALLOWANCE: .002[0.05].
-02 THRU -50 (PER ROW)
6. MAXIMUM CUT FLASH: .015[0.38]. (NO FLASH TO BE ON BOTTOM OF BODY).
7. -MT OPTION: PIN B TO BE FLUSH TO +/- .003" A LINE MADE BY THE BODY
LEAD STYLE
-DH OPTION: PIN A TO BE FLUSH TO .003" ABOVE A LINE MADE BY THE BODY
-01: .126 [3.20] POST
PIN B TO BE FLUSH TO .001" BELOW/.003" ABOVE A LINE MADE BY THE BODY
-SH OPTION: PIN A TO BE FLUSH TO +/- .003" A LINE MADE BY THE BODY.
-02: .175 [4.45] POST
(SEE TABLE 2)
C
8. ORIENTATE PINS TO REDUCE THE NUMBER OF BANDOLIER MARKS IN THE
POST AREA. (SEE TABLE 4)
9. DUE TO THE HIGH AMOUNT OF INSERTION FORCE NEEDED. THE -LC
PLATING SPECIFICATION
OPTION IS NOT COMPATIBLE WITH AUTO PLACEMENT. SAMTEC
-H: 30µ" HEAVY GOLD IN CONTACT AREA, 3µ" ON TAIL
RECOMMENDS MANUAL PLACEMENTFOR ALL ASSEMBLIES WITH
-S: 30µ" SELECTIVE GOLD IN CONTACT AREA,
THE -LC OPTION.
MATTE IN ON TAIL
10. NOTE DELETED.
MMT-1XX-XX-XX-XX-XX-XXX-X-XX
OPTION
-TR: TAPE AND REEL
(37 POSTION MAX)
(SEE SHT 5)
OPTION
-P: PICK & PLACE PAD
(USE PPP-13)
(2 POSITION MINIMUM)
OPTION
-XXX: POLARIZED POSITION
-XXX SPECIFIES POSITION OMITTED
(SEE POLARIZATION VIEW)
OPTION
(SEE NOTE 3)
-LC: LOCKING CLIP (SEE NOTE 9)
(FOR -DH USE 2TS-XX-DH-LC-XX)
(FOR -SH USE 2TS-XX-SH)
(NOT AVAILABLE WITH -A)
-A: ALIGNMENT PIN
(FOR -DH USE 2TS-XX-DH-A-XX)
(FOR -SH USE 2TS-XX-SH-A-XX)
(NOT AVAILABLE WITH -LC)
-K: POLYIMIDE FILM PAD (SEE FIG 14, SHT 6)
(3 POS. MIN)
(USE K-DOT-.177-.281-.005)
ROW OPTION
-SH: SINGLE (2TS-XX-SH-X-XX)
-DH: DOUBLE (2TS-XX-DH-XX-XX)
-MT: MIXED TECHNOLOGY (2TS-XX-DH-XX-XX)
(NOT AVAILABLE WITH -LC, OR -A OPTIONS)
-L: 10µ" LIGHT SELECTIVE GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-F: 3µ" FLASH SELECTIVE GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-T: MATTE TIN CONTACT AND TAIL
-SM: 30µ" SELECTIVE GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-LM: 10µ" LIGHT SELECTIVE GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-FM: 3µ" FLASH SELECTIVE GOLD IN CONTACT AREA,
MATTE TIN ON TAIL.
-TM: MATTE TIN CONTACT AND TAIL
(NO. OF POS x .07874[2.0000])
+.005 [0.13]
- .010 [0.25]
(NO OF POS - 1) x .07874[2.0000])
.003[0.08]
2 MAX SWAY
(EITHER DIRECTION)
.15748 4.0000
REF
2TS-XX-DH-XX-XX
01
.055 1.40
02
.0787 2.000
SEE NOTE 6
LC-06-TM
"C"
(SEE TABLE 2)
.0197 0.500 SQ
(TYP) REF
.11 2.8
.245±.010 6.22±0.254
SEE NOTE 5
C
0
C
.003 0.08 MAX
(SEE NOTE 7)
SEE TABLE 5
(SEE NOTE 4)
THIS DOCUMENT CONTAINS CONFIDENTIAL AND
PROPRIETARY INFORMATION AND ALL DESIGN,
MANUFACTURING, REPRODUCTION, USE, PATENT RIGHTS
AND SALES RIGHTS ARE EXPRESSLY RESERVED BY SAMTEC,
INC. THIS DOCUMENT SHALL NOT BE DISCLOSED, IN WHOLE
OR PART, TO ANY UNAUTHORIZED PERSON OR ENTITY NOR
REPRODUCED, TRANSFERRED OR INCORPORATED IN ANY
OTHER PROJECT IN ANY MANNER WITHOUT THE EXPRESS
WRITTEN CONSENT OF SAMTEC, INC.
UNLESS OTHERWISE SPECIFIED,
DIMENSIONS ARE IN INCHES.
TOLERANCES ARE:
DECIMALS
*
PROPRIETARY NOTE
*
SEE NOTE 5
(NO. OF POS x .07874[2.0000]
- .15748[4.0000]) .003[0.08]
.XX: .01 [.3]
5
.XXX: .005 [.13]
.XXXX: .0020 [.051]
ANGLES
520 PARK EAST BLVD, NEW ALBANY, IN 47150
PHONE: 812-944-6733
FAX: 812-948-5047
e-Mail info@SMATEC.com
code 55322
DESCRIPTION:
MATERIAL:
DO NOT SCALE DRAWING
SHEET SCALE: 4:1
MMT-108-01-X-DH-LC SHOWN
FIG 1
INSULATOR: LCP VECTRA;
UL 94 V0;
COLOR: BLACK
TERMINAL: PHOS BRONZE
F:\DWG\MISC\MKTG\MMT-1XX-XX-XX-XX-XX-XXX-X-XX-MKT.SLDDRW
2mm HORIZONTAL TERMINAL SURFACE MOUNT STRIP ASSEM
DWG. NO.
MMT-1XX-XX-XX-XX-XX-XXX-X-XX
12/12/2000
SHEET
1
OF
6
BY:
DEAN P
About .cio
When compiling ccs, a warning message appears saying "creating output section .cio without SECTIONS specification". What is this .cio?...
restrick DSP and ARM Processors
MSM5100 chip development
I'd like to ask everyone, does anyone know what programming language is used for the Qualcomm MSM5100 chip? My boss wants to use this chip, but I don't have any information. If any netizen can provide...
bobowoya Embedded System
Understanding FFT Graphs
[i=s]This post was last edited by dontium on 2015-1-23 13:22[/i]By Bonnie C. Baker, Texas Instruments( THIS))Keywords : analog circuit design,Converter、ADC、Industrial Applications、Medical Electronics,...
德州仪器 Analogue and Mixed Signal
LCD_A module of msp430 microcontroller
[p=28, null, left][color=rgb(78, 78, 78)]The display control part of the 430 microcontroller is very simple, directly driving the segment code display. Taking the msp430f4152 as an example, the LCD di...
灞波儿奔 Microcontroller MCU
Real-time operating system μC/OS-Ⅱ
Chapter 3 Interrupts and Clocks of μC/OS-Ⅱ 3.1 Interrupt Process of μC/OS-Ⅱ ☆ Interrupt process of μC/OS-Ⅱ: After the system receives an interrupt request, if the CPU is in the interrupt-enabled state...
Jacktang Microcontroller MCU
Isn't the stimulus file of Xilinx ISE Verilog language a testbench file?
I just learned about Xilinx FPGA. Now I am writing a simple thing and need to simulate it. But it is not as easy to generate testbench files as Altera. I am confused. 1) Why is there no Verilog testbe...
Kileo FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1454  1194  1773  2120  966  30  25  36  43  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号