ME6ER105K datasheet, PDF - EEWORLD Datasheet

ME6ER105K: DescriptionMica Capacitor, Mica, 7500V, 1uF; CategoryPassive components capacitor; File Size126KB，1 Pages; ManufacturerSorA Power Inc

Download Datasheet Parametric View All

ME6ER105K Overview

Mica Capacitor, Mica, 7500V, 1uF

Parameter Name	Attribute value
Maker	SorA Power Inc
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	1 µF
Capacitor type	MICA CAPACITOR
dielectric materials	MICA
Manufacturer's serial number	ME6E
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Package form	Radial
Rated (DC) voltage (URdc)	7500 V
series	ME6E
width	44.4 mm
Base Number Matches	1

[Renesas R7F0 Waiting for the Light] 5. System Function and Structural Design and Port Configuration Register Introduction: [i=s]This post was last edited by johnrey on 2014-8-27 13:46[/i] [align=left][color=#000000]After completing the key, ADC and PWM basic module tests, I am more confident about the waiting light. Here ...; johnrey Renesas Electronics MCUs

The serial communication problem tortured me to death: The 485 serial port communication used has passed the unit test, but after it was installed on site, the communication is abnormal no matter what. The first thing I thought of was the communication li...; yiwu1114 Embedded System

Analysis of the interrupt process of C6000 DSP system: 1. Interrupt-related concepts Interrupt process ---------------------------------- You are playing chess, and suddenly the phone rings. You go back to the room to answer the phone, and then come back ...; Jacktang Microcontroller MCU

Interesting things about sharing bikes: [i=s]This post was last edited by 5之丹公英 on 2017-3-5 20:20[/i] [size=4]Please look at the pictures. These are what I encountered while riding my bike these past two days. Hahaha[/size]:sexy:[size=4]Thi...; 5之蒲公英 Talking

In what fields do you use Hercules?: In what fields are Hercules used?...; 蓝雨夜 Microcontroller MCU

Help: VHDL and Verilog clock edge sampling and data transmission problem: The problem of data transmission by sampling the clock edge of VHDL and Verilog. I have just learned VHDL. I have seen other codes that use the rising edge of the clock to sample data regardless of wh...; ksqnhm FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components