EEWORLDEEWORLDEEWORLD

Part Number

Search

501E-DPK

Description
WAFER-0, Wafer
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size189KB,10 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric Compare View All

501E-DPK Online Shopping

Suppliers Part Number Price MOQ In stock  
501E-DPK - - View Buy Now

501E-DPK Overview

WAFER-0, Wafer

501E-DPK Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeWAFER
package instructionDIE-8
Contacts0
Manufacturer packaging codeDICE
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresALSO OPERATES AT 5V SUPPLY
JESD-30 codeX-XUUC-N8
JESD-609 codee3
Humidity sensitivity level1
Number of terminals8
Maximum operating temperature70 °C
Minimum operating temperature
Maximum output clock frequency160 MHz
Package body materialUNSPECIFIED
encapsulated codeDIE
Package shapeUNSPECIFIED
Package formUNCASED CHIP
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Master clock/crystal nominal frequency50 MHz
Certification statusNot Qualified
Maximum supply voltage5.25 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin (Sn)
Terminal formNO LEAD
Terminal locationUPPER
Maximum time at peak reflow temperatureNOT SPECIFIED
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
DATASHEET
LOCO™ PLL CLOCK MULTIPLIER
Description
The ICS501 LOCO
TM
is the most cost effective way to
generate a high-quality, high-frequency clock output from a
lower frequency crystal or clock input. The name LOCO
stands for Low Cost Oscillator, as it is designed to replace
crystal oscillators in most electronic systems. Using
Phase-Locked Loop (PLL) techniques, the device uses a
standard fundamental mode, inexpensive crystal to
produce output clocks up to 160 MHz.
Stored in the chip’s ROM is the ability to generate nine
different multiplication factors, allowing one chip to output
many common frequencies (see table on page 2).
The device also has an output enable pin which tri-states
the clock output when the OE pin is taken low.
This product is intended for clock generation. It has low
output jitter (variation in the output period), but input to
output skew and jitter are not defined or guaranteed. For
applications which require defined input to output skew, use
the ICS570B.
ICS501
Features
Packaged as 8-pin SOIC, MSOP, or die
RoHS 5 (green) or RoHS 6 (green and lead free)
compliant packaging
IDT’s lowest cost PLL clock
Zero ppm multiplication error
Input crystal frequency of 5 - 27 MHz
Input clock frequency of 2 - 50 MHz
Output clock frequencies up to 160 MHz
Extremely low jitter of 25 ps (one sigma)
Compatible with all popular CPUs
Duty cycle of 45/55 up to 160 MHz
Nine selectable frequencies
Operating voltage of 3.3 V or 5.0 V
Tri-state output for board level testing
25 mA drive capability at TTL levels
Ideal for oscillator replacement
Industrial temperature version available
Advanced, low-power CMOS process
Block Diagram
VDD
S1:0
X1/ICLK
Crystal or
Clock input
X2
2
Crystal
Oscillator
PLL Clock
Multiplier
Circuitry
and ROM
CLK
Optional crystal capacitors
GND
OE
IDT™ / ICS™
LOCO™ PLL CLOCK MULTIPLIER
1
ICS501
REV S 20170331

501E-DPK Related Products

501E-DPK 501MLFT 501MILFT 501MILF 501GILF 501GILFT 501GLFT
Description WAFER-0, Wafer SOIC-8, Reel SOIC-8, Reel SOIC-8, Tube TSSOP-8, Tube TSSOP-8, Reel TSSOP-8, Reel
Brand Name Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology
Is it lead-free? Lead free Lead free Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to
Parts packaging code WAFER SOIC SOIC SOIC TSSOP TSSOP TSSOP
package instruction DIE-8 SOP, SOP8,.25 SOP, SOP8,.25 SOP, SOP8,.25 MSOP-8 MSOP-8 MSOP-8
Contacts - 8 8 8 8 8 8
Manufacturer packaging code DICE DCG8 DCG8 DCG8 DVG8 DVG8 DVG8
Reach Compliance Code compliant compli compli compli compliant compliant compliant
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
Other features ALSO OPERATES AT 5V SUPPLY ALSO OPERATES AT 5V SUPPLY ALSO OPERATES AT 5V SUPPLY ALSO OPERATES AT 5V SUPPLY ALSO OPERATES AT 5V SUPPLY ALSO OPERATES AT 5V SUPPLY ALSO OPERATES AT 5V SUPPLY
JESD-30 code X-XUUC-N8 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8 S-PDSO-G8 S-PDSO-G8 S-PDSO-G8
JESD-609 code e3 e3 e3 e3 e3 e3 e3
Humidity sensitivity level 1 1 1 1 3 3 3
Number of terminals 8 8 8 8 8 8 8
Maximum operating temperature 70 °C 70 °C 85 °C 85 °C 85 °C 85 °C 70 °C
Minimum operating temperature - - -40 °C -40 °C -40 °C -40 °C -
Maximum output clock frequency 160 MHz 160 MHz 140 MHz 140 MHz 140 MHz 140 MHz 160 MHz
Package body material UNSPECIFIED PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIE SOP SOP SOP TSSOP TSSOP TSSOP
Package shape UNSPECIFIED RECTANGULAR RECTANGULAR RECTANGULAR SQUARE SQUARE SQUARE
Package form UNCASED CHIP SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) NOT SPECIFIED 260 260 260 260 260 260
Master clock/crystal nominal frequency 50 MHz 50 MHz 50 MHz 50 MHz 50 MHz 50 MHz 50 MHz
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum supply voltage 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V
Minimum supply voltage 3 V 3 V 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL COMMERCIAL
Terminal surface Tin (Sn) Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed
Terminal form NO LEAD GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal location UPPER DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED 30 30 30 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
uPs/uCs/peripheral integrated circuit type CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER
Base Number Matches 1 1 1 1 1 1 1
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) - IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
length - 4.9 mm 4.9 mm 4.9 mm 3 mm 3 mm 3 mm
Encapsulate equivalent code - SOP8,.25 SOP8,.25 SOP8,.25 TSSOP8,.19 TSSOP8,.19 TSSOP8,.19
power supply - 3.3/5 V 3.3/5 V 3.3/5 V 3.3/5 V 3.3/5 V 3.3/5 V
Maximum seat height - 1.75 mm 1.75 mm 1.75 mm 1.1 mm 1.1 mm 1.1 mm
Terminal pitch - 1.27 mm 1.27 mm 1.27 mm 0.65 mm 0.65 mm 0.65 mm
width - 3.9 mm 3.9 mm 3.9 mm 3 mm 3 mm 3 mm

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1779  1845  1117  361  1448  36  38  23  8  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号