A3PN020-FQNG68 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> A3PN020-FQNG68

A3PN020-FQNG68: DescriptionField Programmable Gate Array, 520 CLBs, 20000 Gates, 520-Cell, CMOS, 8 X 8 MM, 0.90 HEIGHT, 0.40 MM PITCH, ROHS COMPLIANT, QFN-68; CategoryProgrammable logic devices Programmable logic; File Size3MB，92 Pages; ManufacturerActel; Websitehttp://www.actel.com/; Environmental Compliance

Download Datasheet Parametric View All

A3PN020-FQNG68 Overview

Field Programmable Gate Array, 520 CLBs, 20000 Gates, 520-Cell, CMOS, 8 X 8 MM, 0.90 HEIGHT, 0.40 MM PITCH, ROHS COMPLIANT, QFN-68

A3PN020-FQNG68 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Actel
package instruction	8 X 8 MM, 0.90 HEIGHT, 0.40 MM PITCH, ROHS COMPLIANT, QFN-68
Reach Compliance Code	compliant
JESD-30 code	S-XQCC-N68
JESD-609 code	e3
length	8 mm
Humidity sensitivity level	3
Configurable number of logic blocks	520
Equivalent number of gates	20000
Number of entries	49
Number of logical units	520
Output times	49
Number of terminals	68
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
organize	520 CLBS, 20000 GATES
Package body material	UNSPECIFIED
encapsulated code	HVQCCN
Encapsulate equivalent code	LCC68,.32SQ,16
Package shape	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260
power supply	1.5,1.5/3.3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	1 mm
Maximum supply voltage	1.575 V
Minimum supply voltage	1.425 V
Nominal supply voltage	1.5 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal surface	MATTE TIN
Terminal form	NO LEAD
Terminal pitch	0.4 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	8 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Advance v0.4

ProASIC 3 nano Flash FPGAs

Features and Benefits

Wide Range of Features

• 10 k to 250 k System Gates

• Up to 36 kbits of True Dual-Port SRAM

• Up to 71 User I/Os

Advanced I/Os

• 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation

• Bank-Selectable I/O Voltages—up to 4 Banks per Chip

• Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /

2.5 V / 1.8 V / 1.5 V

• Wide Range Power Supply Voltage Support per JESD8-B,

Allowing I/Os to Operate from 2.7 V to 3.6 V

• I/O Registers on Input, Output, and Enable Paths

• Selectable Schmitt Trigger Inputs

• Hot-Swappable and Cold-Sparing I/Os

• Programmable Output Slew Rate

†

and Drive Strength

• Weak Pull-Up/-Down

• IEEE 1149.1 (JTAG) Boundary Scan Test

• Pin-Compatible Packages across the ProASIC3 Family

†

• Up to Six CCC Blocks, One with an Integrated PLL

• Configurable Phase Shift, Multiply/Divide, Delay

Capabilities and External Feedback

• Wide Input Frequency Range (1.5 MHz to 350 MHz)

Reprogrammable Flash Technology

•

130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS Process

Live at Power-Up (LAPU) Level 0 Support

Single-Chip Solution

Retains Programmed Design when Powered Off

High Performance

• 350 MHz System Performance

In-System Programming (ISP) and Security

• Secure ISP Using On-Chip 128-Bit Advanced Encryption

Standard (AES) Decryption via JTAG (IEEE 1532–compliant)

†

• FlashLock

to Secure FPGA Contents

Clock Conditioning Circuit (CCC) and PLL

Low Power

•

Low-Power ProASIC3 nano Products

1.5 V Core Voltage for Low Power

Support for 1.5 V-Only Systems

Low-Impedance Flash Switches

Embedded Memory

• 1 kbit of FlashROM User Nonvolatile Memory

• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM

Blocks (×1, ×2, ×4, ×9, and ×18 organizations)

†

• True Dual-Port SRAM (except ×18 organization)

†

High-Performance Routing Hierarchy

• Segmented, Hierarchical Routing and Clock Structure

Enhanced Commercial Temperature Range

• –20°C to +70°C

Table 1 •

ProASIC3 nano Devices

System Gates

Typical Equivalent Macrocells

VersaTiles (D-flip-flops)

RAM kbits (1,024 bits)

4,608-Bit

Blocks

A3PN010

10 k

260

–

QN48

A3PN015

15 k

128

384

–

QN68

A3PN020

20 k

172

520

–

QN68

A3PN030

30 k

256

768

–

QN48, QN68

VQ100

A3PN060

60 k

512

1,536

Yes

A3PN125

125 k

1,024

3,072

Yes

A3PN250

250 k

2,048

6,144

Yes

FlashROM Bits

Secure (AES) ISP

Integrated PLL in CCCs

VersaNet Globals

I/O Banks

Maximum User I/Os (packaged device)

Maximum User I/Os (Known Good Die)

Package Pins

QFN

VQFP

VQ100

Notes:

1. A3PN030 is available in the Z feature grade only and offers package compatibility with the lower density nano devices. Refer to

"ProASIC3 nano Ordering Information" on page III.

2. A3PN030 and smaller devices do not support this feature.

3. For higher densities and support of additional features, refer to the

ProASIC3

and

ProASIC3E

handbooks.

† A3PN030 and smaller devices do not support this feature.

January 2009

1 – ProASIC3 nano Device Overview

General Description

ProASIC3, the third-generation family of Actel flash FPGAs, offers performance, density, and

features beyond those of the ProASIC

PLUS®

family. Nonvolatile flash technology gives ProASIC3

nano devices the advantage of being a secure, low-power, single-chip solution that is live at power-

up (LAPU). ProASIC3 nano devices are reprogrammable and offer time-to-market benefits at an

ASIC-level unit cost. These features enable designers to create high-density systems using existing

ASIC or FPGA design flows and tools.

ProASIC3 nano devices offer 1 kbit of on-chip, reprogrammable, nonvolatile FlashROM storage as

well as clock conditioning circuitry based on an integrated phase-locked loop (PLL). A3PN030 and

smaller devices do not have PLL or RAM support. ProASIC3 nano devices have up to 250,000 system

gates, supported with up to 36 kbits of true dual-port SRAM and up to 71 user I/Os.

ProASIC3 nano devices increase the breadth of the ProASIC3 product line by adding new features

and packages for greater customer value in high volume consumer, portable, and battery-backed

markets. Added features include smaller footprint packages designed with two-layer PCBs in mind,

low power, hot-swap capability, and Schmitt trigger for greater flexibility in low-cost and power-

sensitive applications.

Flash Advantages

Reduced Cost of Ownership

Advantages to the designer extend beyond low unit cost, performance, and ease of use. Unlike

SRAM-based FPGAs, flash-based ProASIC3 nano devices allow all functionality to be live at power-

up; no external boot PROM is required. On-board security mechanisms prevent access to all the

programming information and enable secure remote updates of the FPGA logic. Designers can

perform secure remote in-system reprogramming to support future design iterations and field

upgrades with confidence that valuable intellectual property (IP) cannot be compromised or

copied. Secure ISP can be performed using the industry-standard AES algorithm. The ProASIC3

nano device architecture mitigates the need for ASIC migration at higher user volumes. This makes

the ProASIC3 nano device a cost-effective ASIC replacement solution, especially for applications in

the consumer, networking/communications, computing, and avionics markets.

With a variety of devices under $1, Actel ProASIC3 nano FPGAs enable cost-effective

implementation of programmable logic and quick time to market.

Security

Nonvolatile, flash-based ProASIC3 nano devices do not require a boot PROM, so there is no

vulnerable external bitstream that can be easily copied. ProASIC3 nano devices incorporate

FlashLock, which provides a unique combination of reprogrammability and design security without

external overhead, advantages that only an FPGA with nonvolatile flash programming can offer.

ProASIC3 nano devices utilize a 128-bit flash-based lock and a separate AES key to secure

programmed intellectual property and configuration data. In addition, all FlashROM data in

ProASIC3 nano devices can be encrypted prior to loading, using the industry-leading AES-128

(FIPS192) bit block cipher encryption standard. The AES standard was adopted by the National

Institute of Standards and Technology (NIST) in 2000 and replaces the 1977 DES standard. ProASIC3

nano devices have a built-in AES decryption engine and a flash-based AES key that make them the

most comprehensive programmable logic device security solution available today. ProASIC3 nano

devices with AES-based security allow for secure, remote field updates over public networks such as

the Internet, and ensure that valuable IP remains out of the hands of system overbuilders, system

cloners, and IP thieves. The contents of a programmed ProASIC3 nano device cannot be read back,

although secure design verification is possible.

A dv a n c e v 0. 4

1-1

Recommended Resources

Power factor meter (100V, 5A) is connected through current and voltage transformers

LAS6350 switching boost voltage regulator circuit diagram

Battery car speed regulating circuit that can protect the tube

Communication between 8031 microcontroller and PC-1500 computer

555 refrigerator protector circuit (2)

Broadband Op Amp Circuit

[Novice FPGA VHDL Learning Post] Post 9 Buzzer: [align=center][Rookie FPGA VHDL Learning Post] Post 9 [font=Times New Roman] [/font]Buzzer [/align][align=left][size=5][color=red](I) Basic knowledge of buzzer [/color][/size][/align][align=left][colo...; 常见泽1 FPGA/CPLD

51 Programs Giveaway: [size=5]All programs are compiled by the editor when learning 51, suitable for beginners[/size]...; 1053960493 51mcu

Keyboard scan code conversion problem: How do I convert the keyboard scan code into ASCII code in DDK programming? Why can't the following code print out ASCII when the keyboard is typed in AZ? Does the scan code in AZ correspond to the AS...; duxiaowen Embedded System

[Nucleo-F413ZH Review] 2 Development Board Review_Simple Power Consumption Test: I received the board a few days ago and have been wanting to work on it, but I have never found the time. Today, when I was working on the project, I also measured the power consumption required by th...; 仙景 stm32/stm8

How to configure and start 2410 (Yangchu board): Hello, 2410 development board has 2*32MB SDRAM and 1*64M NAND FLASH, but no NOR FLASH. The test program provided is for NOR FLASH, so it can be debugged on the board now. The program is placed at the ...; almax12 Embedded System

Characteristics of embedded systems: 1. Embedded systems are usually a complex of hardware and software with various forms and specific applications. Embedded systems are generally targeted at specific applications. Both hardware and sof...; tkseo ARM Technology

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components