530MB792M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530MB792M000BG

530MB792M000BG: DescriptionLVPECL Output Clock Oscillator, 792MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB792M000BG Overview

LVPECL Output Clock Oscillator, 792MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB792M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	792 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Octal counter circuit with clearing function b

Circuit using NCP1216 to drive LED

Simple touch electronic code lock

Simple parallel voltage stabilizing circuit (

Power supply circuit diagram of VOLTRON V-1501 multi-frequency color display

Short circuit protection function test method 2 of IGBT drive circuit

Kewei PLC chipset development example (VI): [font=宋体]Previous lecture driver statement explanation: [/font] [font=Times New Roman] [/font] [font=宋体]In the previous lecture, the author gave a basic user driver statement code, now it is time to e...; 断琴残风 MCU

Latch problem: I made a high-level triggered latch, defined as: D is the data input terminal, Q is the output terminal, OE is the enable terminal, and G is the control terminal. When OE=1, the Q terminal is high imp...; mcyzqy FPGA/CPLD

Please help me choose a humidity sensor, preferably with a price: Recently, I am going to develop a module for collecting indoor temperature and humidity. Relatively speaking, there are many solutions for temperature collection, but relatively few for humidity. It i...; Yonsen Embedded System

It’s strange, why are the phones sold in Huawei Experience Stores cheaper than those sold online?: I want to buy a phone today, and after comparison, I found that the phone experience store that costs more than 3,000 yuan is actually 500 yuan cheaper than other channels such as JD.com and Suning. I...; littleshrimp Talking

How to use the MSP430 LaunchPad as a programmer: Using MSP430 LaunchPad As Programmer April 2, 2012, 8:42 pmIn this blog post, I will show you how to program an MSP430G2 series chip outside the MSP430 LaunchPad (MSP-EXP430G2) development board using...; tiankai001 Microcontroller MCU

IPHONE Mobile Monitoring System Installation Instructions: Enter IPHONE First open the IPHONE homepage screenBecause our company has uploaded the software to the APP STORE space, then click on the APP STORE to find the softwareThe selection list page appearsE...; 火龙果 Industrial Control Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components