AHT-160MHZ-D-H-S-A-GHT datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> AHT-160MHZ-D-H-S-A-GHT

AHT-160MHZ-D-H-S-A-GHT: DescriptionTTL Output Clock Oscillator, 160MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, METAL, DIP-8/4; CategoryPassive components oscillator; File Size632KB，2 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

AHT-160MHZ-D-H-S-A-GHT Overview

TTL Output Clock Oscillator, 160MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, METAL, DIP-8/4

AHT-160MHZ-D-H-S-A-GHT Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Abracon
Reach Compliance Code	compliant
Other features	TRI-STATE; ENABLE/DISABLE FUNCTION
maximum descent time	10 ns
Frequency Adjustment - Mechanical	NO
frequency stability	35%
Installation features	SURFACE MOUNT
Nominal operating frequency	160 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-10 °C
Oscillator type	TTL
Output load	10 TTL
physical size	13.2mm x 13.2mm x 5.5mm
longest rise time	10 ns
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
maximum symmetry	45/55 %
Base Number Matches	1

Preview

Download Datasheet

View All

TTL OUTPUT HALF SIZE DIP CRYSTAL CLOCK OSCILLATOR

AHT Series

FEATURES:

• Hermetically sealed metal package

• TTL output

• Case ground for EMI protection

• Tri-state Enable/Disable options

APPLICATIONS:

• Provide clock signals for microprocessors and digital circuits

• TTL output for low EMI applications

RoHS

Compliant

13.2 x 13.2 x 5.5mm

| | | | | | | | | | | | | | |

STANDARD SPECIFICATIONS:

PARAMETERS

ABRACON P/N

Frequency:

Operating temperature:

Storage temperature:

Overall frequency stability*:

Supply voltage (Vdd):

Input current:

Symmetry:

Rise and Fall Times (Tr/Tf):

Output load:

Output Voltage:

Tri State Function:

Output Disable/ Enable time:

Start-up-time:

AHT Series

400kHz to 160MHz

0°C to +70°C (see options)

- 55°C to + 125°C

± 100ppm max. (see options)

5.0Vdc ± 10%

See Table 1

40/60% max. (see option)

See Table 1

10 TTL max.

VOH = 0.9 * Vdd min.

VOL = 0.1* Vdd max.

"1" (VIH >= 2.4 Vdc) or open: Oscillation

"0" (VIL < 0.4V): Hi Z

100 ns max. (for Option "-A" ONLY)

10 to 35 ms max

Table 1

MH z

400.000kHz≤F<24.999MHz

25.000Hz≤F<100.000MHz

100.000kHz≤F<160.000MHz

Rise/Fall time

* Overall frequency stability includes initial tolerance, temperature stability, and aging.

OPTIONS & PART IDENTIFICATION:

(Left blank if standard)

AHT - Frequency -

- -

Temperature Options

0°C to +50°C

-10°C to +60°C

-20°C to +70°C

-30°C to +70°C

-30°C to +85°C

-40°C to +85°C

Freq. Stability

±20 ppm max.

±25 ppm max.

±30 ppm max.

±35 ppm max.

±50 ppm max.

*Temp option I, D, and E only

Symmetry Options

45/55%@1/2Vdd

Tristate Enable Funct

Tristate Function

Value Added Option

Gull Wing

GHT

Gull Wing Reflow

Q 45

0.45(11.43)

Q40

0.40(10.16)

Q35

0.25(8.89)

Q30

0.30(7.62)

Q25

0.25(6.35)

Q20

0.20(5.08)

Q15

0.15(3.81)

Q10

0.10(2.54)

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

Revised: 10.31.08

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

Remote control automatic door circuit a

DW16M-630 type demagnetization switch DC control circuit

Crystal JFET capacitor three-point oscillator circuit diagram

Electronic combination lock 2

Solution conductivity measurement circuit

Single-phase full-wave resistive load rectifier circuit

About the data synchronization problem between SQL CE and SQL server: The SQL CE database is synchronized with the SQL server on the PC. The RDA provided by Microsoft is not easy to use. Each time the PULL method is executed, it is necessary to ensure that there is no c...; jerrytian Embedded System

EEWORLD University Hall----Using Altera FPGA to implement wide dynamic range image sensor pipeline and video analysis: Using Altera FPGA to implement wide dynamic range image sensor pipeline and video analysis : https://training.eeworld.com.cn/course/2077The combination of a new generation of wide dynamic range (WDR) ...; chenyy FPGA/CPLD

Who exactly is Xiao Shenyang vulgar?: Recently I saw that Americans are also paying attention to Xiao Shenyang. This is indeed a cross-international entertainment news. However, Xiao Shenyang was dubbed "the most vulgar Chinese". I couldn...; murray Talking

The list of winners of the third week of the ADI section theme event has been announced. Please follow the post to claim your prizes.: [size=5]Event details: [url=https://bbs.eeworld.com.cn/thread-453469-1-1.html]>>"This year has passed, I and ADI" [/url][/size] [size=5]Event time: From now until January 26 (the event will end in [co...; EEWORLD社区 ADI Reference Circuit

Any port generates a square wave with half duty cycle: As the title says, the chip is PIC126F526. Using assembly program, can I directly set the I/O to 0 or 1?...; 小白求科普 MCU

[Help] The specific function of Debug—>Restart in CCS: I wrote a program, and there is a function like this: File32* OpenFile32(Uint8 *pName, Uint32 folder_cluster, Uint32 len); //Where File32 is a structure 1. Do not add File32 function, run normally, an...; xuancqu Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components