EEWORLDEEWORLDEEWORLD

Part Number

Search

P1145-3S-FREQ4

Description
CMOS Output Clock Oscillator, 35MHz Min, 50MHz Max
CategoryPassive components    oscillator   
File Size51KB,1 Pages
ManufacturerPletronics
Environmental Compliance
Download Datasheet Parametric View All

P1145-3S-FREQ4 Overview

CMOS Output Clock Oscillator, 35MHz Min, 50MHz Max

P1145-3S-FREQ4 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerPletronics
Reach Compliance Codeunknown
maximum descent time3.5 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
Manufacturer's serial numberP1145-3S
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency50 MHz
Minimum operating frequency35 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeCMOS
Output load15 pF
physical size20.5mm x 12.7mm x 5.08mm
longest rise time3.5 ns
Nominal supply voltage5 V
surface mountNO
maximum symmetry60/40 %
Base Number Matches1
Pl tronics, Inc.
.
19013 36th Ave. W, Suite H Lynnwood, WA 98036 USA
Manufacturer of High Quality Frequency Control Products
P1145-3S, P1145-HC CMOS Series
P1145-3S: CMOS with Enable/ Disable, P1145-HC without E/D
Lower Ringing Noise Option Available to Reduce EMI
Full Size (14 Pin DIP) Metal Clock Oscillator
Available in Thru-Hole or Surface Mount Configuration
Standard Specifications
Overall Frequency Stability
Operating Temperature Range
Supply Voltage (Vcc)
Symmetry (Duty Cycle)
Logic Levels
Output Load
Ringing Noise
-3S: Enable/Disable Option (E/D)
± 50 PPM, ± 25 PPM, ± 20 PPM over Operating Temperature Range
0 to +70°C is standard, but can be extended to - 40 to +85
°C
for certain frequencies
5.0 volts and 3.3 volts available
40/60 to 60/40% is standard, but 45/55% at 50% of Vcc is also available (see Waveform 1)
Logic “1”
90% of Vcc MIN;
Logic “0”
10% of Vcc MAX
Standard load is 15pF (typ. 1 ASIC) maximum, see Test Circuit 3 or 1 (consult factory for
heavier
loads)
Depends on frequency and output load. See EMI application note
Output enabled when Pin #1 is open or at Logic “1”; Output disabled when Pin #1 is at Logic “0”.
Max. Supply Current
Icc (mA) w/ 15pF load
3.3V
5.0V
Rise and Fall Time
Tr & Tf (nS) w/ 15pF load
Typical
Maximum
650 kHz
69.999 MHz
Frequency Range
(MHz)
0.650 –
10.001 –
26.000 –
35.000 –
50.001 –
10.000
25.999
34.999
50.000
69.999
7
10
10
20
15
25
20
30
25
35
Part Numbering Guide
3.0
2.5
2.5
2.5
2.5
4.0
3.5
3.5
3.5
3.5
Packaging
Tube or on Pads,
SMD: Bulk
Portions of the part number that appear after the frequency may not be marked on part (C of C provided)
P11 45 - 3S V - 60.0M - 30 - SMD - XXX
(Internal Code or blank)
Series
Frequency Stability
45 = ± 50 PPM
44 = ± 25 PPM
20 = ± 20 PPM
Model
-3S with E/D
-HC no E/D
Surface Mount Option
Non-Std Output Load:
Blank = 15 pF max, 30 = 30 pF max
Frequency in MHz
Special Specifications (choose all that apply)
Blank: Std Specs (5.0V
± 10%,
0 to +70
°
C, 40/60% Sym)
E: Extended Operating Temperature Range (- 40 to +85
°
C)
N: Lower Ringing Noise
S: 45/55% Symmetry at 50% of Vcc
V: Supply Voltage of 3.3 volts
± 10%
not to scale
Surface Mount
0.820 (20.84) MAX
Consult factory for available frequencies and specs. Not all options available for all frequencies. A special part number may be assigned.
Frequency Stability is inclusive of frequency shifts due to calibration, temperature, supply voltage, shock, vibration and load
Mechanical: inches (mm)
Due to part size and factory abilities, part marking may vary from lot to lot and may contain our part number or an internal code.
0 .200 (5.08)
MAX
0.500 (12.7) MAX
0.807 (20.5) MAX
PLETRONICS
0.020
(.51)
0.031 (0.8)
0.300 (7.62)
0.600 (15.24)
OUT
8
14
Vcc
0 .247 (6.28)
MAX
0.560 (14.23) MAX
0.300 (7.62)
0.767 (19.49)
0.600 (15.24)
8 8
8
7
7
7
1
14
14
14
1
1
7
GND
1
-3S Pin 1 = E/D
-HC Pin 1 = N.C.
0.250 (6.35) MAX
0.200 (5.08) TYP
Solder pad layout may use any combination of pins 1, 7, 8 & 14 shown.
Recommended pad size is .12 (3.1) x .07 (1.8) typical.
Jun 2004
Pl tronics, Inc.
(425) 776 -1880, Fax: (425) 776-2760, ple-sales@pletronics.com, www.pletronics.com
16
CMOS < 80 MHz
Page 11A - 16
Getting Started with MSP-EXP430G2-LaunchPad (Part 3)
2. Code Composer Studio Introduction This section introduces the basics of Code Composer Studio . In the lab exercises, we will demonstrate how to create a project and how to load the program into the...
tiankai001 Microcontroller MCU
Problems with SPWM inverter circuit of single chip microcomputer
As shown in the figure, it is an inverter circuit diagram made by someone else. I now have some questions: (1) What are the functions of the two voltage-stabilizing diodes and resistors marked 1 in th...
xzyxtt Analog electronics
h05mixddst02v231.lib process library
I'm in urgent need of h05mixddst02v231.lib process library. If anyone has it, please share it with me....
159480 PCB Design
Multiplexing problem?
How to convert multi-channel signals into single-channel signal output...
eeleader FPGA/CPLD
Audio circuits stacked together
[color=#000][backcolor=rgb(230, 246, 230)][font=Tahoma, Helvetica, SimSun, sans-serif]I want to add the left and right channels of the mobile phone output together, then pass through the power amplifi...
麻袋 Analog electronics
EE_FPGA V2.0 Schematic
...
chenzhufly FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 644  1013  785  1360  1269  13  21  16  28  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号