EEWORLDEEWORLDEEWORLD

Part Number

Search

12PT6121UX

Description
SINGLE 10/100 BASE-TX LAN MAGNETIC
File Size41KB,1 Pages
ManufacturerBOTHHAND
Websitehttp://www.bothhandusa.com/
Download Datasheet View All

12PT6121UX Overview

SINGLE 10/100 BASE-TX LAN MAGNETIC

Bothhand USA
email:sales@bothhandusa.com
SINGLE 10/100 BASE-TX LAN MAGNETIC
P/N: 12PT6121UX DATA SHEET
Feature
http://www.bothhandusa.com
Complies with IEEE 802.3 standards including 350 uH min OCL
with 8mA bias.
Symmetrical TX and RX channels for Auto MDI/MDIX capability.
Operating temperature range: 0°C to +70°C.
Storage temperature range: -25°C to +105°C.
Electrical Specifications @ 25°C
Part
Number
TX
12PT6121UX
1CT:1CT
Turns Ratio
(±3%)
RX
1CT:1CT
OCL (uH Min)
@100KHz/0.1V
with 8mA DC Bias
350
Insertion Loss
(dB Max)
1-100MHz
-1.2
1500
HI-POT
(Vrms)
Continue
Part
Number
1-30MHz
12PT6121UX
-15
Return Loss
(dB Min)
50MHz
-13
60-80MHz
-11
1-60MHz
-40
Cross talk
(dB Min)
60-100MHz
-35
DCMR
(dB Min)
1-100MHz
-35
Schematic
Mechanical
462 Boston St - Topsfield, MA 01983 - Phone: 978-887-8050 - Fax: 978-887-5434
How to learn electronics
I am a sophomore majoring in computer science. The school teaches very little. Now I want to learn about hardware. I hope to be able to design circuits in the future. But I have never been exposed to ...
lgh707 Embedded System
Post a question about the 2012 TI Cup e-sports competition in Heilongjiang Province
[i=s] This post was last edited by paulhyde on 2014-9-15 04:10 [/i] Heilongjiang Province 2012 TI Cup Electronic Competition Questions...
pk3725069 Electronics Design Contest
NFS mount problem
[i=s]This post was last edited by chenbingjy on 2016-10-15 21:51[/i]I used the 2440 development board to do an NFS mounting experiment, and the result was an error, as shown in the figure above. Can a...
chenbingjy Linux and Android
A fast configuration method for complex programmable logic devices based on single chip microcomputer
[b]Abstract[/b]: This paper introduces the principle of reconfigurable CPLD based on SRAM. By comparing various serial configurations, a serial configuration method composed of a single-chip microcomp...
songbo FPGA/CPLD
Verilog implements instrument display regulator
How to implement this flowchart in Verilog language?...
xiaohu666 FPGA/CPLD
EEWORLD University ---- TI-RSLK Module 5 - Battery and Voltage Regulation
TI-RSLK Module 5 - Battery and Voltage Regulation : https://training.eeworld.com.cn/course/4664...
hi5 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2848  1678  1313  1062  2248  58  34  27  22  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号