BCX53-10E6327 datasheet, PDF - EEWORLD Datasheet

BCX53-10E6327: DescriptionSmall Signal Bipolar Transistor, 1A I(C), 80V V(BR)CEO, 1-Element, PNP, Silicon; CategoryDiscrete semiconductor The transistor; File Size115KB，5 Pages; ManufacturerSIEMENS; Websitehttp://www.infineon.com/

Download Datasheet Parametric View All

BCX53-10E6327 Overview

Small Signal Bipolar Transistor, 1A I(C), 80V V(BR)CEO, 1-Element, PNP, Silicon

Parameter Name	Attribute value
Maker	SIEMENS
package instruction	SMALL OUTLINE, R-PSSO-F3
Reach Compliance Code	unknown
ECCN code	EAR99
Shell connection	COLLECTOR
Maximum collector current (IC)	1 A
Collector-emitter maximum voltage	80 V
Configuration	SINGLE
Minimum DC current gain (hFE)	63
JESD-30 code	R-PSSO-F3
Number of components	1
Number of terminals	3
Maximum operating temperature	150 °C
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Polarity/channel type	PNP
Maximum power consumption environment	1 W
Certification status	Not Qualified
surface mount	YES
Terminal form	FLAT
Terminal location	SINGLE
transistor applications	SWITCHING
Transistor component materials	SILICON
Nominal transition frequency (fT)	125 MHz
VCEsat-Max	0.5 V
Base Number Matches	1

Compilation warnings: Today I went to compile Linux 3.11, ARM1176, BCM2835.What are the possible causes of this error? I used the old configuration file of Linux 3.10.10 to compile directly/...; cl17726 Linux and Android

DSP-Sitara course progress has always been 50%, please come in!!!: For those who have always reached 50% of the progress, is it because they click on the opening in the picture above every time, and only reach 50% of the progress after watching the whole video? Techn...; maylove DSP and ARM Processors

430 interrupt nesting problem: The following points should be noted about the interrupt nesting of MSP430: 1) 430 defaults to closing interrupt nesting, unless you open the general interrupt EINT again in an interrupt program; 2) W...; KAIKAI1 Microcontroller MCU

Realization of measuring signal time interval using LabVIEW: Abstract Taking two signals as an example, this paper elaborates on the methods of using LabVIEW software platform to measure the time interval of signals in a virtual instrument manner for different ...; 安_然 Test/Measurement

Question about FPGA loading method, urgent!: Dear seniors, FPGA adopts parallel loading method. Now CPLD has an external FLASH. It is required to use CPLD to control the loading timing, read the code from FLASH and send it to FPGA. How should CP...; duolakk FPGA/CPLD

BlueMS apk v3.6 download: The latest version of ST BlueMS apk, suitable for BlueCoin, SensorTile, X-Nucleo series development boards is not suitable for [url=https://bbs.eeworld.com.cn/thread-608692-1-1.html][color=#000000]STE...; 朵拉A萌 ST - Low Power RF

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components