Haptics Enabled CapSense Controller
Features
1.71-V to 5.5-V operating range
®
■
Low power CapSense block
❐
Configurable capacitive sensing elements
❐
Supports combination of CapSense buttons, sliders,
touchpads, touchscreens, and proximity sensors
■
Powerful Harvard-architecture processor
❐
M8C CPU speed can be up to 24 MHz or sourced by an
external crystal, resonator, or clock signal
❐
Low power at high speed
❐
Interrupt controller
❐
Temperature range: –40 °C to +85 °C
■
Flexible on-chip memory
❐
Two program/data storage size options:
• CY8C20336H: 8 KB flash / 1 KB SRAM
• CY8C20446H: 16 KB flash / 2 KB SRAM
❐
50,000 flash erase/write cycles
❐
Partial flash updates
❐
Flexible protection modes
❐
In-System Serial Programming (ISSP)
■
■
■
CY8C20336H, CY8C20446H
®
Integrates Immersion TS2000 Haptics technology for ERM
drive control
Versatile analog mux
❐
Common internal analog bus
❐
Simultaneous connection of I/O
❐
High
Power supply rejection ratio (PSRR)
comparator
❐
Low dropout voltage regulator for all analog resources
Additional system resources
❐
I2C
slave:
• Selectable to 50 kHz, 100 kHz, or 400 kHz
• No clock stretching (under most conditions)
• Implementation during sleep modes with less than 100 µA
• Hardware address validation
❐
SPI
master and slave: Configurable 46.9 kHz to 12 MHz
❐
Three 16-bit timers
❐
Watchdog and sleep timers
❐
Internal voltage reference
❐
Integrated supervisory circuit
❐
8- to 10-bit incremental analog-to-digital converter (ADC)
❐
Two general-purpose high-speed, low-power analog
comparators
Complete development tools
❐
Free development tool (PSoC Designer™)
❐
Full featured, In-Circuit Emulator (ICE) and programmer
❐
Full-speed emulation
❐
Complex breakpoint structure
❐
128 KB trace memory
Package options
❐
CY8C20336H:
• 24-pin 4 × 4 × 0.6 mm QFN
❐
CY8C20446H:
• 32-pin 5 × 5 × 0.6 mm QFN
■
Precision, programmable clocking
❐
Internal main oscillator (IMO): 6/12/24 MHz ± 5%
❐
Internal low-speed oscillator (ILO) at 32 kHz for watchdog
and sleep timers
❐
Precision 32-kHz oscillator for optional external crystal
■
Programmable pin configurations
❐
Up to 28 general-purpose I/Os (GPIOs) (depending on the
package)
❐
Dual-mode GPIO: All GPIOs support digital I/O and analog
inputs
❐
25-mA sink current on each GPIO
• 120-mA total sink current on all GPIOs
❐
Pull-up, high Z, open drain modes on all GPIOs
❐
CMOS drive mode: 5-mA source current on ports 0 and 1
and 1 mA on ports 2, 3, and 4
• 20-mA total source current on all GPIOs
❐
Selectable, regulated digital I/O on port 1
❐
Configurable input threshold on port 1
❐
Hot swap capability on all port 1 GPIOs
■
■
■
Cypress Semiconductor Corporation
Document Number: 001-56223 Rev. *E
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•408-943-2600
Revised November 27, 2012
CY8C20336H, CY8C20446H
Logic Block Diagram
Port 4
Port 3
Port 2
Port 1
Port 0
1.8/2.5/3V
LDO
PWRSYS
[1]
(Regulator)
PSoC CORE
SYSTEM BUS
Global Analog Interconnect
1K/2K
SRAM
Interrupt
Controller
Supervisory ROM (SROM)
8K/16K Flash
Nonvolatile Memory
Sleep and
Watchdog
CPU Core (M8C)
6/12/24 MHz Internal Main Oscillator (IMO)
Internal Low Speed Oscillator (ILO)
Multiple Clock Sources
CAPSENSE
SYSTEM
Two
Comparators
CapSense
Module
Analog
Reference
Analog
Mux
SYSTEM BUS
I2C
Slave
Internal
Voltage
References
System
Resets
POR
and
LVD
SPI
Master/
Slave
Three 16-Bit
Programmable
Timers
Digital
Clocks
SYSTEM RESOURCES
Note
1. Internal voltage regulator for internal circuitry
Document Number: 001-56223 Rev. *E
Page 2 of 35
CY8C20336H, CY8C20446H
Contents
PSoC
®
Functional Overview ............................................ 4
PSoC Core .................................................................. 4
CapSense System ....................................................... 4
Haptics TS2000 Controller .......................................... 4
Additional System Resources ..................................... 5
Getting Started .................................................................. 5
Application Notes ........................................................ 5
Development Kits ........................................................ 5
Training ....................................................................... 5
CYPros Consultants .................................................... 5
Solutions Library .......................................................... 5
Technical Support ....................................................... 5
Development Tools .......................................................... 6
PSoC Designer Software Subsystems ........................ 6
Designing with PSoC Designer ....................................... 7
Select User Modules ................................................... 7
Configure User Modules .............................................. 7
Organize and Connect ................................................ 7
Generate, Verify, and Debug ....................................... 7
Pinouts .............................................................................. 8
24-Pin QFN ................................................................ 8
32-Pin QFN ................................................................ 9
48-Pin QFN OCD ...................................................... 10
Electrical Specifications ................................................ 11
Absolute Maximum Ratings ....................................... 11
Operating Temperature ............................................. 11
DC Chip-Level Specifications .................................... 12
DC General Purpose I/O Specifications .................... 13
DC Analog Mux Bus Specifications ........................... 15
DC Low Power Comparator Specifications ............... 15
Comparator User Module Electrical Specifications ... 16
ADC Electrical Specifications ................................... 16
DC POR and LVD Specifications .............................. 17
DC Programming Specifications ............................... 17
AC Chip-Level Specifications .................................... 18
AC General Purpose I/O Specifications .................... 19
AC Comparator Specifications .................................. 20
AC External Clock Specifications .............................. 20
AC Programming Specifications ................................ 21
AC I2C Specifications ................................................ 22
Packaging Information ................................................... 26
Thermal Impedances ................................................ 28
Capacitance on Crystal Pins .................................... 28
Solder Reflow Peak Temperature ............................. 28
Development Tool Selection ......................................... 29
Software .................................................................... 29
Development Kits ...................................................... 29
Evaluation Tools ............................................................. 29
Device Programmers ................................................. 30
Accessories (Emulation and Programming) .............. 30
Third Party Tools ....................................................... 30
Build a PSoC Emulator into Your Board .................... 30
Ordering Information ...................................................... 31
Ordering Code Definitions ......................................... 31
Document Conventions ................................................. 32
Acronyms Used ......................................................... 32
Units of Measure ....................................................... 32
Numeric Naming ........................................................ 32
Glossary .......................................................................... 33
Reference Documents .................................................... 33
Document History Page ................................................. 34
Sales, Solutions, and Legal Information ...................... 35
Worldwide Sales and Design Support ....................... 35
Products .................................................................... 35
PSoC Solutions ......................................................... 35
Document Number: 001-56223 Rev. *E
Page 3 of 35
CY8C20336H, CY8C20446H
PSoC
®
Functional Overview
The PSoC family consists of on-chip controller devices, which
are designed to replace multiple traditional microcontroller unit
(MCU)-based components with one, low-cost single-chip
programmable component. A PSoC device includes
configurable analog and digital blocks, and programmable
interconnect. This architecture allows the user to create
customized peripheral configurations, to match the requirements
of each individual application. Additionally, a fast CPU, flash
program memory, SRAM data memory, and configurable I/O are
included in a range of convenient pinouts.
The architecture for this device family, as shown in the
Logic
Block Diagram on page 2,
consists of three main areas:
■
■
■
Figure 1. CapSense System Block Diagram
CS1
IDAC
Analog Global Bus
CS2
CSN
Vr
Reference
Buffer
The core
CapSense analog system
System resources (including a full-speed USB port).
Cinternal
Comparator
Mux
Mux
Cexternal (P0[1]
or P0[3])
A common, versatile bus allows connection between the I/O and
the analog system.
Each CY8C20336H/446H PSoC device includes a dedicated
CapSense block that provides sensing and scanning control
circuitry for capacitive sensing applications. Depending on the
PSoC package, up to 28 GPIOs are also included. The GPIOs
provide access to the MCU and analog mux.
Refs
Cap Sense Counters
PSoC Core
The PSoC core is a powerful engine that supports a rich
instruction set. It encompasses SRAM for data storage, an
interrupt controller, sleep and watchdog timers, and IMO and
ILO. The CPU core, called the M8C, is a powerful processor with
speeds up to 24 MHz. The M8C is a 4-MIPS, 8-bit Harvard-
architecture microprocessor.
IMO
CSCLK
CapSense
Clock Select
Oscillator
Analog Multiplexer System
The analog mux bus can connect to every GPIO pin. Pins are
connected to the bus individually or in any combination. The bus
also connects to the analog system for analysis with the
CapSense block comparator.
Switch-control logic enables selected pins to precharge
continuously under hardware control. This enables capacitive
measurement for applications such as touch sensing. Other
multiplexer applications include:
■
■
■
CapSense System
The analog system contains the capacitive sensing hardware.
Several hardware algorithms are supported. This hardware
performs capacitive sensing and scanning without requiring
external components. The analog system is composed of the
CapSense PSoC block and an internal 1-V or 1.2-V analog
reference, which together support capacitive sensing of up to 28
inputs
[2]
. Capacitive sensing is configurable on each GPIO pin.
Scanning of enabled CapSense pins are completed quickly and
easily across multiple ports.
SmartSense™
SmartSense is an innovative solution from Cypress that removes
manual tuning of CapSense applications. This solution is easy-
to-use and provides a robust noise immunity. It is the only auto-
tuning solution that establishes, monitors, and maintains all
required tuning parameters. SmartSense allows engineers to go
from prototyping to mass production without re-tuning for
manufacturing variations in PCB and/or overlay material
properties.
Complex capacitive sensing interfaces, such as sliders and
touchpads.
Chip-wide mux that allows analog input from any I/O pin.
Crosspoint connection
between any I/O pin combinations.
Haptics TS2000 Controller
The CY8C20336H/CY8C20446H family of devices feature an
easy-to-use Haptics controller resource with up to 14 different
effects. These effects are available for use with three different,
selectable ERM modules.
Note
2. 36 GPIOs = 33 pins for capacitive sensing + 2 pins for I
2
C + 1 pin for modulator capacitor.
Document Number: 001-56223 Rev. *E
Page 4 of 35
CY8C20336H, CY8C20446H
Additional System Resources
System resources provide additional capability, such as configu-
rable USB and I
2
C slave, SPI master/slave communication
interface, three 16-bit programmable timers, and various system
resets supported by the M8C.
These system resources provide additional capability useful to
complete systems. Additional resources include low voltage
detection and power on reset. The merits of each system
resource are listed here:
■
Getting Started
For in depth information, along with detailed programming
details, see the PSoC
®
Technical Reference Manual.
For up-to-date ordering, packaging, and electrical specification
information, see the latest
PSoC device datasheets
on the web.
Application Notes
Cypress application notes
are an excellent introduction to the
wide variety of possible PSoC designs.
The I
2
C slave/SPI master-slave module provides 50/100/400
kHz communication over two wires. SPI communication over
three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower
for a slower system clock).
The I
2
C hardware address recognition feature reduces the
already low power consumption by eliminating the need for
CPU intervention until a packet addressed to the target device
is received.
The I
2
C enhanced slave interface appears as a 32-byte RAM
buffer to the external I
2
C master. Using a simple predefined
protocol, the master controls the read and write pointers into
the RAM. When this method is enabled, the slave does not stall
the bus when receiving data bytes in active mode. For usage
details, refer to the application note
I2C Enhanced Slave
Operation - AN56007.
Low voltage detection (LVD) interrupts can signal the
application of falling voltage levels, while the advanced power-
on-reset (POR) circuit eliminates the need for a system
supervisor.
An internal reference provides an absolute reference for capac-
itive sensing.
A register-controlled bypass mode allows the user to disable
the LDO regulator.
Development Kits
PSoC Development Kits
are available online from and through a
growing number of regional and global distributors, which
include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and
Newark.
■
Training
Free PSoC technical training
(on demand, webinars, and
workshops), which is available online via
www.cypress.com,
covers a wide variety of topics and skill levels to assist you in
your designs.
■
CYPros Consultants
Certified PSoC consultants offer everything from technical assis-
tance to completed PSoC designs. To contact or become a PSoC
consultant go to the
CYPros Consultants
web site.
■
Solutions Library
Visit our growing
library of solution focused designs.
Here you
can find various application designs that include firmware and
hardware design files that enable you to complete your designs
quickly.
■
■
Technical Support
Technical support
– including a searchable Knowledge Base
articles and technical forums – is also available online. If you
cannot find an answer to your question, call our Technical
Support hotline at 1-800-541-4736.
Document Number: 001-56223 Rev. *E
Page 5 of 35
京公网安备 11010802033920号
EEWORLD
