EEWORLDEEWORLDEEWORLD

Part Number

Search

B41792A8227Q000

Description
Cap,Al2O3,2.2mF,25VDC,10% -Tol,30% +Tol
CategoryPassive components    capacitor   
File Size459KB,17 Pages
ManufacturerEPCOS (TDK)
Download Datasheet Parametric View All

B41792A8227Q000 Online Shopping

Suppliers Part Number Price MOQ In stock  
B41792A8227Q000 - - View Buy Now

B41792A8227Q000 Overview

Cap,Al2O3,2.2mF,25VDC,10% -Tol,30% +Tol

B41792A8227Q000 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerEPCOS (TDK)
package instruction,
Reach Compliance Codecompli
ECCN codeEAR99
Other featuresSTANDARD: IEC60384-4
capacitance220 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
diameter12 mm
dielectric materialsALUMINUM (WET)
ESR350 mΩ
JESD-609 codee3
leakage current0.08716 mA
length30 mm
Manufacturer's serial numberB41792
Installation featuresTHROUGH HOLE MOUNT
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeCYLINDRICAL PACKAGE
Package formPCB Mou
method of packingCARDBOARD
polarityPOLARIZED
positive tolerance30%
Rated (DC) voltage (URdc)63 V
ripple current2050 mA
seriesB41792
surface mountNO
Terminal surfaceMatte Tin (Sn)
Terminal shapeFLAT
Aluminum electrolytic capacitors
Axial-lead and soldering star capacitors
Series/Type:
Date:
B41692, B41792
November 2008
© EPCOS AG 2008. Reproduction, publication and dissemination of this publication, enclosures hereto and the
information contained therein without EPCOS' prior express consent is prohibited.
Implementation of Digital Stopwatch Based on Xilinx FPGA
The main purpose of this project is to design a digital stopwatch based on Xilinx FPGA, master the working principle of Xilinx FPGA, the display principle of dynamic LED, and the working principle of ...
CMika FPGA/CPLD
How should I draw the various layers of the Allegro pad pins?
1. How should I draw each layer when drawing pads in Allegro ? How should I draw surface mount pads? How should I draw through-hole pads? Mainly, I don’t know how to get the size of each layer. Is the...
shijizai PCB Design
Share your experience on the calibration algorithm of AD sampling accuracy in DSP programming
The F2812 has an internal integrated ADC conversion module. This module is a 12-bit, pipelined analog-to-digital converter with a built-in dual sample-and-hold (S/H) and can select 16-channel inputs i...
Aguilera DSP and ARM Processors
C51 classic routine!
...
daicheng 51mcu
MSP430 variant 3-wire SPI bus implementation (for DS1302 clock chip)
As the title says, this is the so-called abnormal version of the 3-wire SPI bus on the Internet: one clock line, one enable line, and one bidirectional IO line.   One module, two files: //spi3.c #incl...
fish001 Microcontroller MCU
Hardware written test problem, please help
Draw a CMOS circuit diagram of Y="A"*B+C. What is the relationship between this "A" and A?...
好好学习 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1788  2326  127  2528  386  36  47  3  51  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号