EEWORLDEEWORLDEEWORLD

Part Number

Search

51760-10407203ABLF

Description
Board Connector, Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle
CategoryThe connector    The connector   
File Size259KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

51760-10407203ABLF Overview

Board Connector, Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle

51760-10407203ABLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Is SamacsysN
Board mount optionsHOLE .138-.163
body width0.47 inch
subject depth0.865 inch
body length4.2 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact completed and terminatedTIN
Contact point genderFEMALE
Contact materialCOPPER ALLOY
Contact resistance20 mΩ
Contact styleHYBRID
Dielectric withstand voltage2500VDC V
Durability200 Cycles
maximum insertion force.973 N
Insulation resistance500000000 Ω
insulator materialGLASS FILLED THERMOPLASTIC
Manufacturer's serial number51760
Mixed contactsYES
Installation option 1GUIDE PIN
Installation option 2LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.135 inch
Termination typePRESS FIT
Evacuation force-minimum value.17792 N
Base Number Matches1
PDM: Rev:M
STATUS:
Released
Printed: Dec 20, 2010
.
Why do I get garbled code when I compile two timer interrupts after merging them? ? Separate compilation is normal. Help!
#include #includesbit p10=P1^0; //digital tube control end sbit p11=P1^1; sbit p12=P1^2; sbit p13=P1^3; sbit p20=P2^0; //button control end sbit p21=P2^1; sbit p22=P2^2; sbit p27=P2^7; bit GoFlag; #de...
liengzin8 51mcu
Easy-to-use Verilog serial UART program
==========================================================================//-----------------------------------------------------// Design Name : uart // File Name : uart.v//: Simple UART// Coder : De...
eeleader FPGA/CPLD
27 operators "abandon Huawei"! The United States released the list of "5G clean networks"
[This article is compiled from Huanqiu.com, Guancha.com, Kuai Technology, etc.] After lobbying and wooing allies to ban Huawei, the U.S. State Department website recently released a list of "5G Clean ...
eric_wang Talking
Weird watchdog problem!
When testing the watchdog function of LPC2124, I encountered such a problem. The main function is as follows. There is a watchdog feeding function WdtFeed() in the delay function DelayNS(). In the sub...
eeleader MCU
Static Timing Analysis and Logic Design
This is information about static timing analysis. Anyone interested is welcome to download and read it....
安圣基 FPGA/CPLD
What simulations can Proteus do?
[color=#333333][font="][size=14px]I am a newbie and want to do hardware design. Proteus can directly design PCB boards and simulations, but what can it simulate? Can it only detect whether the circuit...
焱阳高照 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 143  2463  331  684  903  3  50  7  14  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号