EEWORLDEEWORLDEEWORLD

Part Number

Search

18PL-2F

Description
Fixed Attenuator, 0MHz Min, 18000MHz Max, ROHS COMPLIANT PACKAGE
CategoryWireless rf/communication    Radio frequency and microwave   
File Size39KB,1 Pages
ManufacturerCobham PLC
Environmental Compliance
Download Datasheet Parametric View All

18PL-2F Overview

Fixed Attenuator, 0MHz Min, 18000MHz Max, ROHS COMPLIANT PACKAGE

18PL-2F Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
Is SamacsysN
Other featuresSMP-F
Nominal attenuation2 dB
Characteristic impedance50 Ω
structureCOAXIAL
Maximum input power (CW)33.01 dBm
JESD-609 codee4
Maximum operating frequency18000 MHz
Minimum operating frequency
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
RF/Microwave Device TypesFIXED ATTENUATOR
Terminal surfaceGOLD
Maximum voltage standing wave ratio1.35
Base Number Matches1
ATTENUATORS
GPO™ / DC - 18 GHz, 2 Watts
SPECIFICATIONS:
Models: G, GL, P, PL
Electrical:
Frequency Range
Standard dB Values
Atten. Accuracy:
0 - 6 dB
7 - 12 dB
13, 20 & 30 dB
VSWR
DC - 8 GHz
8 - 18 GHz
Input Power
Impedance
Operating Temp Range
DC - 18 GHz
0 - 13, 20 & 30 dB
In 1 dB Increments
±0.4 dB
±0.6 dB
±0.8 dB
1.25:1 Max.
1.35:1 Max.
2 Watts Avg. @ 25°C
Derated Linearly to 0.5 Watts @ +125 C
o
LENGTH
GPO /SMP
MALE
Ø.25
[6.4]
50 Ohms
-55°C to +85°C
Mechanical:
GPO
/SMP Connectors
Gold Plated Beryllium Copper
Gold Plated Beryllium Copper
Passivated Stainless Steel
GPO Connectors Mate with SMP Connectors IAW MIL-STD-348
GPO /SMP FEMALE
Conductors
Barrel**
** For a Gold Plated Barrel add /AU to the Model Number
GPO is a trademark of Corning Gilbert Inc.
LENGTH
Base Model
Number
18G-YY,18GL-YY
18P-YY, 18PL-YY
18G-YYM, 18GL-YYM
18P-YYM, 18PL-YYM
18G-YYF
18P-YYF
Connector
Configuration
Male/Female
Male/Male
Female/Female
Inches
0 - 12 dB
Millimeters
[15.49 ±1.27]
[14.99 ±1.27]
[16.00 ±1.27]
13, 20 & 30 dB
Inches
Inches
Millimeters
Millimeters
.74 ±.05
.72 ±.05
.76 ±.05
[18.80 ±1.27]
[18.29 ±1.27]
[19.30 ±1.27]
.61 ±.05
.59 ±.05
.63 ±.05
HOW TO ORDER:
Model Number:
18YZ-XXY/FF
Connector Configuration
= Male/Female
F = Female/Female
M = Male/Male
Ordering Examples:
Model Number:
18G-20
DC - 18 GHz; GPO Male/female
Male has Full Detent Interface
Model Number:
18PL-03
DC - 26.5 GHz; SMP Male/Female
Male has Limited Detent Interface
Connector Type
G = GPO Connectors
P = SMP Connectors
Finish
= Passivated Barrel
/AU = Gold Plated Barrel
dB Value
Connector Style
= Full Detent Male Interface
Force is Engage: 15.0 Lbs. Max.
L = Limited Detent Male Interface
Force is Engage: 5.0 Lbs. Max.
Note: Dimensions in Brackets are Expressed in Millimeters and are for Reference Only.
Design, specifications are subject to change without notice. Contact factory for technical
specifications before purchasing and/or use.
18G-ATT: REV -
Aeroflex / Inmet, Inc.
• 300 Dino Drive, Ann Arbor, MI 48103 • U.S.A.
888-244-6638 or 734-426-5553 • FAX: 734-426-5557
www.aeroflex-inmet.com • sales@aeroflex-inmet.com
IAR go to definition of function help!
The routines in StellarisWare can use this function. Right-click the function name and then left-click to jump to the function definition. But the newly created project cannot use it. Right-click the ...
冰空影 Microcontroller MCU
Hello everyone, does anyone know about the BD1R2K motor driver chip?
As the title says, I disassembled a quadcopter. The words on the motor driver chip on the flight control board are 4824 and BD1R2K. Does anyone know this chip? I can't find it on the Internet. Because...
wudayongnb DIY/Open Source Hardware
40 experiments for beginners of microcontrollers
40 experiments for beginners of microcontrollers...
yang592886266 MCU
Thank you for being there, thank you for being polite!
Thank you for being there, thank you for being polite! The fourth Thursday of November is Thanksgiving! Although it is a foreign holiday, but with a grateful heart, thank you for all the experiences, ...
okhxyyo Talking
FPGA chip design
It can usually be divided into the following five steps. ( 1 ) Conversion: convert multiple design files and merge them into a design library file. ( 2 ) Mapping: map the logic gates in the netlist in...
dzyjc7 FPGA/CPLD
Visual DSP++ 4.5 code compression (Zlib) problem, please share!!!
Visual DSP++ 4.5 version, its own Zlib (BF531 session) can use L1 compression method to complete the compression of relatively small code. But when the source code is relatively large, it cannot compl...
wangzicc Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1547  1715  2878  2407  1651  32  35  58  49  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号