or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1009
Introduction_01.2
Lattice Semiconductor
Introduction
LatticeXP2 Family Data Sheet
Introduction
LatticeXP2 devices combine a Look-up Table (LUT) based FPGA fabric with non-volatile Flash cells in an architec-
ture referred to as flexiFLASH.
The flexiFLASH approach provides benefits including instant-on, infinite reconfigurability, on chip storage with
FlashBAK embedded block memory and Serial TAG memory and design security. The parts also support Live
Update technology with TransFR, 128-bit AES Encryption and Dual-boot technologies.
The LatticeXP2 FPGA fabric was optimized for the new technology from the outset with high performance and low
cost in mind. LatticeXP2 devices include LUT-based logic, distributed and embedded memory, Phase Locked
Loops (PLLs), pre-engineered source synchronous I/O support and enhanced sysDSP blocks.
The ispLEVER
®
design tool from Lattice allows large and complex designs to be efficiently implemented using the
LatticeXP2 family of FPGA devices. Synthesis library support for LatticeXP2 is available for popular logic synthesis
tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to
place and route the design in the LatticeXP2 device. The ispLEVER tool extracts the timing from the routing and
back-annotates it into the design for timing verification.
Lattice provides many pre-designed Intellectual Property (IP) ispLeverCORE™ modules for the LatticeXP2 family.
By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design,
increasing their productivity.
1-2
LatticeXP2 Family Data Sheet
Architecture
August 2008
Data Sheet DS1009
Architecture Overview
Each LatticeXP2 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Inter-
spersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and a row of sys-
DSP™ Digital Signal Processing blocks as shown in Figure 2-1.
On the left and right sides of the Programmable Functional Unit (PFU) array, there are Non-volatile Memory Blocks.
In configuration mode the nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™
peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the con-
figuration SRAM. With this technology, expensive external configuration memory is not required, and designs are
secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via
wide busses happens in microseconds, providing an “instant-on” capability that allows easy interfacing in many
applications. LatticeXP2 devices can also transfer data from the sysMEM EBR blocks to the Non-volatile Memory
Blocks at user request.
There are two kinds of logic blocks, the PFU and the PFU without RAM (PFF). The PFU contains the building
blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic
and ROM functions. Both PFU and PFF blocks are optimized for flexibility allowing complex designs to be imple-
mented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used
per row.
LatticeXP2 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large dedicated 18Kbit
memory blocks. Each sysMEM block can be configured in a variety of depths and widths of RAM or ROM. In addi-
tion, LatticeXP2 devices contain up to two rows of DSP Blocks. Each DSP block has multipliers and adder/accumu-
lators, which are the building blocks for complex signal processing capabilities.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO buffers. The sysIO buffers of the
LatticeXP2 devices are arranged into eight banks, allowing the implementation of a wide variety of I/O standards. In
addition, a separate I/O bank is provided for programming interfaces. PIO pairs on the left and right edges of the
device can be configured as LVDS transmit/receive pairs. The PIC logic also includes pre-engineered support to
aid in the implementation of high speed source synchronous standards such as 7:1 LVDS interfaces, found in many
display applications, and memory interfaces including DDR and DDR2.
Other blocks provided include PLLs and configuration functions. The LatticeXP2 architecture provides up to four
General Purpose PLLs (GPLL) per device. The GPLL blocks are located in the corners of the device.
The configuration block that supports features such as configuration bit-stream de-encryption, transparent updates
and dual boot support is located between banks two and three. Every device in the LatticeXP2 family supports a
sysCONFIG port, muxed with bank seven I/Os, which supports serial device configuration. A JTAG port is provided
between banks two and three.
This family also provides an on-chip oscillator and Soft Error Detect (SED) capability. LatticeXP2 devices use 1.2V
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
Are the ISP download cables of AT89S51 and STC different? Because I saw the "24-pin parallel port to ten-pin" download cable, and the other one is the "nine-pin serial port-232 to TTL-microcontroller ...
I am using Longqiu's MMA7455 module, which has 12 pins. After I finished the program, I connected the wires. According to the manual, the 7-pin CS port connected to a high level is IIC communication. ...
Low-power embedded motherboard, X86 architecture, wide application range, strong software versatility, complete functions, easy to use, small size (96*90), convenient for your development. Professiona...
When writing a 51 program using IAR, I found that some functions pushed the compiler return address onto the stack when they were called, but some functions did not push the return address onto the st...
With the promotion of the construction of intelligent communities in the country, anti-theft systems have become essential equipment for intelligent communities. Especially in recent years, the urg...[Details]
A single-chip microcomputer is also called a single-chip microcontroller. It is not a chip that completes a certain logical function, but a computer system integrated into one chip. In general, a c...[Details]
Sailing is gaining more and more attention. How to use modern technology to assist training and improve competition results is particularly important. Considering the real-time data collection in t...[Details]
1. Overview
Will passive devices
produce nonlinear intermodulation distortion? The answer is yes! Although there is no systematic theoretical analysis, it has been found in engineerin...[Details]
As cellular phones become more advanced, the power consumption of the system during operation and the power consumption during standby are also increasing. Therefore, the power management design of...[Details]
A standard cell
is an electrochemical
cell
used as a voltage reference standard in many electrical standards laboratories
. If properly maintained, standard cells are very stable. The ...[Details]
We know that the inverter consists of two parts: the main circuit and the control circuit. Due to the nonlinearity of the main circuit (switching action), the inverter itself is a source of harmoni...[Details]
Motors are important products that convert electrical energy into mechanical energy to achieve automation, and they are widely used in industrial control, medical electronics, white a...[Details]
Liquid crystal display (LCD) panels have a wide range of applications, from small portable electronic devices to large fixed devices, including digital cameras, laptops, personal data assistants, d...[Details]
Traditional
virtual instruments
consist of a data acquisition
board
based on PCI bus and
corresponding software. However, with
the rapid development of
computer
network techno...[Details]
When the so-called "copycat phones" that flood the domestic mobile phone market move towards large screens, stereo amplifiers, touch controls, and even GPS navigation and mobile TV, the homogeneity...[Details]
1 Introduction
Power supply ripple will interfere with the normal operation of electronic equipment, causing malfunctions such as computer crashes, data processing errors and control system fa...[Details]
With the popularity of digital appliances, rechargeable batteries can be seen everywhere in people's daily lives and have become one of the indispensable daily necessities.
This article gives ...[Details]
Introduction
my country's rapid economic growth is mainly due to the development of manufacturing and the acceleration of urbanization. However, urbanization cannot be achieved at the expense ...[Details]
introduction
Belt drive is a common transmission device used in industrial production. Its commonly used speed detection device is a photoelectric encoder installed at the rotating end of th...[Details]
MCU
京公网安备 11010802033920号
EEWORLD
