or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
Introduction_01.4
Introduction
LatticeECP/EC Family Data Sheet
Introduction
The LatticeECP/EC family of FPGA devices is optimized to deliver mainstream FPGA features at low cost. For
maximum performance and value, the LatticeECP™ (EConomy Plus) FPGA concept combines an efficient FPGA
fabric with high-speed dedicated functions. Lattice’s first family to implement this approach is the LatticeECP-
DSP™ (EConomy Plus DSP) family, providing dedicated high-performance DSP blocks on-chip. The LatticeEC™
(EConomy) family supports all the general purpose features of LatticeECP devices without dedicated function
blocks to achieve lower cost solutions.
The LatticeECP/EC FPGA fabric, which was designed from the outset with low cost in mind, contains all the critical
FPGA elements: LUT-based logic, distributed and embedded memory, PLLs and support for mainstream I/Os.
Dedicated DDR memory interface logic is also included to support this memory that is becoming increasingly prev-
alent in cost-sensitive applications.
The ispLEVER
®
design tool suite from Lattice allows large complex designs to be efficiently implemented using the
LatticeECP/EC FPGA family. Synthesis library support for LatticeECP/EC is available for popular logic synthesis
tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to
place and route the design in the LatticeECP/EC device. The ispLEVER tool extracts the timing from the routing
and back-annotates it into the design for timing verification.
Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeECP/EC
family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their
design, increasing their productivity.
1-2
LatticeECP/EC Family Data Sheet
Architecture
September 2012
Data Sheet
Architecture Overview
The LatticeECP-DSP and LatticeEC architectures contain an array of logic blocks surrounded by Programmable I/
O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR), as
shown in Figures 2-1 and 2-2. In addition, LatticeECP-DSP supports an additional row of DSP blocks, as shown in
Figure 2-2.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional unit
without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and register func-
tions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks
are optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are
arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used on the out-
side rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks. For every
three rows of PFF blocks there is a row of PFU blocks.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysI/O interfaces. PIO pairs on the left and
right edges of the device can be configured as LVDS transmit/receive pairs. sysMEM EBRs are large dedicated fast
memory blocks. They can be configured as RAM or ROM.
The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns as shown in
Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. The place and
route software tool automatically allocates these routing resources.
At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Blocks. These
PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relationship of the
clocks. The LatticeECP/EC architecture provides up to four PLLs per device.
Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sysCONFIG™
port which allows for serial or parallel device configuration. The LatticeECP/EC devices use 1.2V as their core volt-
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
When using IAR single-step debugging, I found that many 9b96 routines cannot be single-step debugged from beginning to end. They always single-step run to a certain function (for example: //Set the de...
[size=3][url=http://www.deyisupport.com/blog/ ... 15/09/10/52072.aspx]Phasing Out Current Transformers (1)[/url] [/size][size=3][color=#000]Around the world, as people continue to invest in smarter gr...
Analog signal isolation has always been a difficult problem. VFC seems to have been used by some people, but I don’t know what circuits people generally use to achieve it, or whether there are any ded...
At a recent exhibition in Japan, we saw many novel [color=#16387c]products[/color], one of which was a road sign with built-in GPS that can be installed on the handlebars of a bicycle. The flashing of...
I changed some BSP codes and added RETAILMSG(1,(TEXT("GoGoGo!!!"))); (I deliberately added errors in the code so that an error is reported when regenerate platform header, proving that this file is in...
In order to prevent traffic accidents, when the intelligent detection device of the car detects danger ahead, it must send a warning message to the driver. The voice alarm clearly reminds the drive...[Details]
This article discusses how to use an ultra-low-power RF transceiver chip from Zarlink Semiconductor for pacemakers, neurostimulators, drug pumps, and other such implantable medical devices to achiev...[Details]
Magnetic resonance imaging (MRI) systems for medical and scientific applications require a high-performance, high-power inductor capable of establishing a uniform, strong magnetic field. Transverse el...[Details]
Sensors have made inroads into automotive, medical, industrial and aerospace applications. But you may not see anything changing yet. Growing demands for safety, convenience, entertainment and efficie...[Details]
0 Introduction
SAA7111 is a programmable video processor produced by Philips. The chip integrates A/D and decoding functions. It has phase lock, automatic clamp, automatic gain control, cl...[Details]
introduction
The fall detector is suitable for elderly people and children with poor self-care and self-protection abilities. It senses changes in the body posture of the individual wearing th...[Details]
There are many ways to attenuate signals. The most commonly used method is to divide the voltage using resistors. The common circuits are as follows:
Oscilloscope pre-stage attenuation c...[Details]
introduction
Image compression technology is becoming more and more important in modern life. With the improvement of data processing speed of DSP, a single-chip DSP can achieve good results...[Details]
Abstract: This paper uses the S3C2410 chip GX development board with ARM920T core as the hardware platform and Windows CE operating system to design an embedded system touch screen interactive func...[Details]
1. Intrusion Detection System (IDS)
IDS is the abbreviation of "Intrusion Detection Systems" in English, which means "Intrusion Detection System" in Chinese. Professionally speaking, it monito...[Details]
China National Stadium Project Introduction
The National Stadium (Bird's Nest), the main venue for the opening and closing ceremonies of the 2008 Beijing Olympic Games, is located on the g...[Details]
With more and more countries, regions and cities legislating to require drivers to use hands-free calling systems, as well as the shrinking wallets of most consumers around the world and the uncert...[Details]
In today’s body control module (BCM) designs, knowledgeable engineers are moving away from electromechanical relays wherever possible. Their next step is to eliminate fuses. But is eliminating ...[Details]
1. Introduction
The current information age is an era built on the basis of the network. IP networks based on TCP/IP protocols, such as Internet, Intranet and Extranet, are developing with...[Details]
0 Introduction
With the release of the "Elevator Supervision and Inspection Regulations", new requirements have been put forward for the inspection quality of elevators by inspection agenc...[Details]
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
