54111-811-02-1550 datasheet, PDF

54111-811-02-1550: DescriptionBoard Connector, 2 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size63KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54111-811-02-1550 Overview

Board Connector, 2 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
body width	0.094 inch
subject depth	0.61 inch
body length	0.2 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	54111
Plug contact pitch	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	1
Number of rows loaded	1
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.095 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	2
Base Number Matches	1

PDM: Rev:E

STATUS:

Released

Printed: Jun 03, 2008

What are the functions and locations of capacitors of different sizes?: I am currently using a TI power chip. In addition to the common bypass capacitors such as 0.1uf and 0.01uf, and the common filter capacitors such as 10uf and 47uf, the manual wiring diagram also shows...; Yik PCB Design

stm32 has not field TIM_Channel can be solved. Are you saying there is an update to the ST library?: There is no output when making TIM2 square wave. The TIM configuration is as follows: TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure; TIM_OCInitTypeDef TIM_OCInitStructure;/**/ TIM_DeInit(TIM2);/**/ /*...; xy03043126 stm32/stm8

Verilog HDL---General steps in designing finite state machines: ( 1 ) Logical abstraction, deriving a state transition diagram. This is to express a given actual logical relationship as a temporal logic function, which can be described by a state transition table ...; 捍卫真理 FPGA/CPLD

A DSP developer's experience [Reprint]: I have been engaged in DSP development for several years. I have seen many friends are very interested in DSP development. I will write about my experience in DSP development in recent years. This is ...; liumnqti DSP and ARM Processors

When SOSO is not around: [b]Today is the third day of EEWORLD master Soso’s annual leave. We all miss her so much! [/b] Netizens kept calling out in the forum: In the [url=https://bbs.eeworld.com.cn/thread-68843-517-1.html]da...; EEW Talking

Interview with kernel developer Jens Axboe: [url=http://linux.chinaunix.net/news/2007-02-01/3807.shtml]原文地址[/url][align=left][color=#000][font=Verdana, Arial, Helvetica, sans-serif][size=12px]jens Axboe has been involved with Linux since 1993. ...; 白丁 Talking

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components