or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1002 Introduction_01.3
Lattice Semiconductor
Introduction
MachXO Family Data Sheet
The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flex-
ible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-
security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and
careful design will provide the high pin-to-pin performance also associated with CPLDs.
The ispLEVER
®
design tools from Lattice allow complex designs to be efficiently implemented using the MachXO
family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools
use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in
the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design
for timing verification.
1-2
MachXO Family Data Sheet
Architecture
February 2007
Data Sheet DS1002
Architecture Overview
The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some
devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1,
2-2, and 2-3 show the block diagrams of the various family members.
The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a
column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks.
The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of inter-
face standards. The blocks are connected with many vertical and horizontal routing channel resources. The place
and route software tool automatically allocates these routing resources.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional
unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register func-
tions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and
PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic
blocks are arranged in a two-dimensional array. Only one type of block is used per row.
In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on dif-
ferent Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast mem-
ory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or
FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT use.
The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices.
These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting
capabilities that are used to manage the frequency and phase relationships of the clocks.
Every device in the family has a JTAG Port that supports programming and configuration of the device as well as
access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power
supplies, providing easy integration into the overall system.
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
2-1
DS1002
Architecture_01.4
Lattice Semiconductor
Figure 2-1. Top View of the MachXO1200 Device
1
Architecture
MachXO Family Data Sheet
PIOs Arranged into
sysIO Banks
sysMEM Embedded
Block RAM (EBR)
Programmable
Functional Units
with RAM (PFUs)
Programmable
Functional Units
without RAM (PFFs)
sysCLOCK
PLL
JTAG Port
1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.
Why is the "FLASHCTL" example project in the "MSP430F5xx_6xx" series under the Driver Library of MSP430Ware empty when I import it? ! Other example projects can be imported normally!...
[color=#4f4f4f][font="]Has anyone encountered this problem? I changed it according to the instructions on the Internet and compiled it, but it's still the same...[/font][/color]...
Figure 2 shows the LT6011 used as a reference amplifier and I-to-V converter in conjunction with the LTC1592 16-bit DAC. While faster amplifiers such as the LT1881 and LT1469 are suitable for use with...
[color=#000][size=15px]With only 50 bytes, you can achieve LED flashing. Code display. Purely challenging the limit.[/size][/color][color=#000000][size=15px] [/size][/color][color=#000][size=15px]Don'...
Has anyone encountered this situation? RVB2601 suddenly cannot download the program to FLASH. According to the error message, it still cannot download the program to FLASH....
This article discusses how to wake up a touch-sensitive device such as a tablet without touching the device, using basic gesture recognition and novel proximity sensors. The article discusses the p...[Details]
When choosing a laptop battery, you should consider several factors, such as power, appearance, and quality.
Regarding power, we often see that a manufacturer uses values such as the number ...[Details]
The data collector of the automatic weather station is generally designed based on a single-chip microcomputer or a PC/104 bus controller. It has the characteristics of good compatibility with PC, low...[Details]
1 Introduction
PROFIBUS is an international, open, and manufacturer-independent fieldbus standard. It is widely used in manufacturing automation, process industry automation, and automatio...[Details]
Since the No. 4 blast furnace of Handan Iron and Steel was put into operation in 1993, its external equipment has been seriously aged, and the original PLC control system TDC3000 of the hot blast furn...[Details]
System Overview
The system consists of a signal preprocessing circuit, a single-chip computer AT89C2051, a systematic LED display module, a serial port data storage circuit and system software...[Details]
0 Introduction
Under normal circumstances, the three-phase power in the power system is symmetrical, and they meet certain amplitude and phase conditions; but when the load changes, the syst...[Details]
The above is to use MB1404 as a stereo composite signal transmitter. You can use the internal high-frequency amplifier and oscillator or not! According to my experience, I still recommend beginners...[Details]
0 Introduction
In order to improve the automation control of shortwave transmitters, so that they can automatically process from far to near, the technicians here use the ICS system to complete the ...[Details]
This article discusses the six design steps of LED lighting system design in detail: (1) determine the lighting requirements; (2) determine the design goals and estimate the optics; (3) the efficie...[Details]
Cars equipped with xenon headlights are already common on the road. Whether they are standard equipment on high-end cars or embellishments on modified cars, xenon lamps are gradually becoming a sym...[Details]
One in five car failures are caused by batteries, a problem that will become more serious in the coming years as electric-by-wire, start/stop engine management and hybrid (electric/gas) vehicles be...[Details]
DCDC means DC to DC (conversion of different DC power values). Anything that meets this definition can be called a DCDC converter. Specifically, it means converting the input DC into AC through a s...[Details]
This paper describes the design method of electronic multifunctional watt-hour meter, the key technology of hardware design and the software design process. Taking NEC's μPD78F0338 microcontroller ...[Details]
Preface
DS18B2 is generally used in conjunction with a single-chip microcomputer, and there are few reports on
the interface between
DSP
and DS18B20. Therefore, this article introdu...[Details]