or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1002 Introduction_01.3
Lattice Semiconductor
Introduction
MachXO Family Data Sheet
The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flex-
ible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-
security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and
careful design will provide the high pin-to-pin performance also associated with CPLDs.
The ispLEVER
®
design tools from Lattice allow complex designs to be efficiently implemented using the MachXO
family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools
use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in
the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design
for timing verification.
1-2
MachXO Family Data Sheet
Architecture
February 2007
Data Sheet DS1002
Architecture Overview
The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some
devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1,
2-2, and 2-3 show the block diagrams of the various family members.
The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a
column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks.
The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of inter-
face standards. The blocks are connected with many vertical and horizontal routing channel resources. The place
and route software tool automatically allocates these routing resources.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional
unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register func-
tions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and
PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic
blocks are arranged in a two-dimensional array. Only one type of block is used per row.
In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on dif-
ferent Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast mem-
ory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or
FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT use.
The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices.
These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting
capabilities that are used to manage the frequency and phase relationships of the clocks.
Every device in the family has a JTAG Port that supports programming and configuration of the device as well as
access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power
supplies, providing easy integration into the overall system.
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
2-1
DS1002
Architecture_01.4
Lattice Semiconductor
Figure 2-1. Top View of the MachXO1200 Device
1
Architecture
MachXO Family Data Sheet
PIOs Arranged into
sysIO Banks
sysMEM Embedded
Block RAM (EBR)
Programmable
Functional Units
with RAM (PFUs)
Programmable
Functional Units
without RAM (PFFs)
sysCLOCK
PLL
JTAG Port
1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.
The circuit form of using unidirectional thyristors instead of bidirectional thyristors is: two unidirectional thyristors are connected in reverse parallel, and the triggering requirements are: the pu...
The Pain of Zhongguancun How did Zhongguancun lose its status as a “technology center”?In 2004, the development of China's high-tech industry reached a turning point: China's high-tech industry was in...
I created a new project in PB, added MFC, USB mouse and keyboard, SD card, FTP, etc., exported SDK, and wrote a program in EVC, but I can't use winsock2 library. There are no winsock2.h and ws2.lib fi...
When generating the device tree, I followed the command sopc2dts --input soc_system.sopcinfo\ --output socfpga.dts\ --board soc_system_board_info.xml\ --board hps_clock_info.xml. Finally, it prompted ...
introduction
Since the beginning of the 21st century, the world of information has changed rapidly. Maybe a high-tech product will be released today and a better similar product will be releas...[Details]
With the rapid development of science and technology, especially the widespread application of digital technology and various ultra-large-scale integrated circuits, electronic equipment, especially...[Details]
The Mobile Industry Processor Interface (MIPI) Alliance is an organization responsible for promoting the standardization of software and hardware in mobile devices. It has released the D-PHY specif...[Details]
In this article, the high-performance DSP developed by TI can be used as an effective confidentiality method if it is applied to PC encryption cards.
As an effective network security solution,...[Details]
1 Introduction
Ultrasonic waves have strong directivity, slow energy consumption, and can propagate over long distances in a medium, so they are used for distance measurement. Ultrasonic detec...[Details]
Contact resistance
is the resistance to current flow through a closed pair of contacts. This type of measurement is performed on devices such as connectors,
relays
, and switches. The...[Details]
1 Introduction to HART Protocol
HART (Highway Addressable Remote Transducer), an open communication protocol for addressable remote sensor high-speed channels, was launched by Rosemen in the U...[Details]
Experimental tasks
A DS18B20 is used to form a temperature measurement system. The temperature measurement accuracy reaches 0.1 degrees. The temperature range is between -20 degrees and +50 de...[Details]
introduction
MAX6636 is a multi-channel precision temperature monitor that can not only monitor local temperature, but also connect up to 6 diodes externally. Each channel has a programmable...[Details]
In 2012, more than half of the cars in the European, Japanese and American car markets will be equipped with color displays, navigation systems, satellite communications and other in-vehicle infota...[Details]
At present, the traffic congestion in cities is quite serious. According to relevant news reports: In China, the traffic congestion has expanded from megacities such as Beijing, Shanghai, and Guangzho...[Details]
Introduction
In industrial control, speed measurement is often required. Generally, a contact tachometer is used. This tachometer must be placed against the center of the shaft to measure. It...[Details]
Our flight had just begun to descend when a gentleman sitting next to me turned to talk to me about engineering—he had seen me reading an engineering journal. The gentleman next to me said that he ...[Details]
introduction
LEDs continue to gain popularity in automotive applications, thanks to their long lifespan and the flexibility they offer for body styling and interior design. Some may be surpris...[Details]
Analogue and Mixed Signal
京公网安备 11010802033920号
EEWORLD
