EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT70V26L35J

Description
HIGH-SPEED 3.3V 16K x 16 DUAL-PORT STATIC RAM
File Size146KB,17 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

IDT70V26L35J Overview

HIGH-SPEED 3.3V 16K x 16 DUAL-PORT STATIC RAM

HIGH-SPEED 3.3V
16K x 16 DUAL-PORT
STATIC RAM
Features
True Dual-Ported memory cells which allow simultaneous
reads of the same memory location
High-speed access
– Commercial: 25/35/55ns (max.)
Low-power operation
– IDT70V26S
Active: 300mW (typ.)
Standby: 3.3mW (typ.)
– IDT70V26L
Active: 300mW (typ.)
Standby: 660
µ
W (typ.)
Separate upper-byte and lower-byte control for multiplexed
bus compatibility
x
IDT70V26S/L
x
x
x
x
x
x
x
x
x
x
x
IDT70V26 easily expands data bus width to 32 bits or more
using the Master/Slave select when cascading more than
one device
M/S = V
IH
for
BUSY
output flag on Master
M/S = V
IL
for
BUSY
input on Slave
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
TTL-compatible, single 3.3V (±0.3V) power supply
Available in 84-pin PGA and PLCC
Industrial temperature range (-40°C to +85°C) is available
for selected speeds
Functional Block Diagram
R/W
L
UB
L
R/W
R
UB
R
LB
L
CE
L
OE
L
LB
R
CE
R
OE
R
I/O
8L
-I/O
15L
I/O
Control
I/O
0L
-I/O
7L
BUSY
L
A
13L
A
0L
(1,2)
I/O
8R
-I/O
15R
I/O
Control
I/O
0R
-I/O
7R
BUSY
R
Address
Decoder
14
(1,2)
MEMORY
ARRAY
14
Address
Decoder
A
13R
A
0R
CE
L
ARBITRATION
SEMAPHORE
LOGIC
CE
R
SEM
L
M/S
NOTES:
1. (MASTER):
BUSY
is output; (SLAVE):
BUSY
is input.
2.
BUSY
outputs are non-tri-stated push-pull.
SEM
R
2945 drw 01
JUNE 2000
1
©2000 Integrated Device Technology, Inc.
DSC 2945/13
Now access the simple web server based on the lwIP protocol stack
I made a simple web server using the LM3S8962 based on the lwIp protocol stack. You should be able to access the development board that is now connected to the router through the following address.Mor...
academic Microcontroller MCU
FPGA - Open Course - Episode 02 - Verilog Implementation of Algorithm - FIR Filter
[color=#808080][font=宋体][size=5]In this open class, Mr. Pan Wenming will explain the Verilog implementation of the FIR filter algorithm. [/size][/font][/color] [color=#808080][font=宋体][size=5]http://w...
njiggih FPGA/CPLD
Financial terminal POS machine development (how to modify the program of one card and two points)
I just received a project from a company. The original POS machine supports all transactions of one card and one point, such as consumption, query of points, return, etc. Now there is a requirement th...
ywchen03 Embedded System
How to modify wavrec under public
How can I modify the public wavrec to record audio?...
kelvinyung Embedded System
vxworks image address problem when loading
When I started using ADS, there were some settings for ro-base, entry adrs, etc., and the image axf seemed to be loaded and executed there! But now when I use tornado to create a vxworks image, I use ...
unixerrrrr Real-time operating system RTOS
Take you to visit the ADI 2013 Design Summit in Beijing
I am fortunate to be here at the ADI 2013 Design Summit in Beijing, and now I would like to share with you what I have gained today. I arrived at the venue early in the morning. Don't get me wrong, it...
eric_wang Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1730  1244  451  615  2051  35  26  10  13  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号