EEWORLDEEWORLDEEWORLD

Part Number

Search

CHF1/42151FELT

Description
RESISTOR, METAL GLAZE/THICK FILM, 0.25W, 1%, 100ppm, 2150ohm, SURFACE MOUNT, 1210, CHIP
CategoryPassive components    The resistor   
File Size65KB,1 Pages
ManufacturerTT Electronics plc
Websitehttp://www.ttelectronics.com/
Download Datasheet Parametric View All

CHF1/42151FELT Overview

RESISTOR, METAL GLAZE/THICK FILM, 0.25W, 1%, 100ppm, 2150ohm, SURFACE MOUNT, 1210, CHIP

CHF1/42151FELT Parametric

Parameter NameAttribute value
MakerTT Electronics plc
package instruction, 1210
Reach Compliance Codeunknown
ECCN codeEAR99
JESD-609 codee0
Manufacturer's serial numberCHF
Installation featuresSURFACE MOUNT
Number of terminals2
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, EMBOSSED PLASTIC
Rated power dissipation(P)0.25 W
Rated temperature70 °C
resistance2150 Ω
Resistor typeFIXED RESISTOR
size code1210
surface mountYES
technologyMETAL GLAZE/THICK FILM
Temperature Coefficient100 ppm/°C
Terminal surfaceTIN LEAD
Terminal shapeWRAPAROUND
Tolerance1%
Operating Voltage200 V
Base Number Matches1
IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA
[font=Verdana][font=Verdana]IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA[/font][/font] Abstract: This paper introduces a method to implement arbitrary order IIR...
aimyself FPGA/CPLD
Problems with EMP injection into triodes
[color=#333333][font="][size=14px]Why for transistors, some literatures say that under EMP injection, the failure mode of transistors is BE junction short circuit, but some literatures say that BC jun...
xmxxwyh Analog electronics
Ask a simple VHDL question, the signal line is assigned an initial value
I have an IO port P from a CPLD. I want it to be in a certain state (e.g. 0) when it is powered on. After it starts working, another signal S1, S2 triggers the state change of P. For example, P is 0 w...
sioca FPGA/CPLD
USB short body patch specification diagram useful take away
USB short body patch specification diagram...
qwqwqw2088 PCB Design
I don't know how to do the homework assigned by the teacher today. Can anyone give me some advice?
Experiment 3 Priority inheritance 1 Experimental purpose Master the strategy of embedded real-time operating system ?C/OS-II to solve priority inversion - the principle of priority inheritance. 2 Prin...
sanny777 Embedded System
What does the asterisk mean in Tiantong core material?
What do the asterisks in the picture mean?...
kankelo RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 743  1  1675  1209  1805  15  1  34  25  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号