51722-10503200AALF datasheet, PDF

51722-10503200AALF: DescriptionBoard Connector, 37 Contact(s), 4 Row(s), Male, Right Angle, Solder Terminal, Locking, LEAD FREE; CategoryThe connector The connector; File Size241KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

51722-10503200AALF Overview

Board Connector, 37 Contact(s), 4 Row(s), Male, Right Angle, Solder Terminal, Locking, LEAD FREE

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1735251448
package instruction	LEAD FREE
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	9.1
Other features	TERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
Board mount options	HOLE .086-.098
body width	0.574 inch
subject depth	0.93 inch
body length	2.7 inch
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30) OVER NICKEL (50)
Contact completed and terminated	TIN OVER NICKEL
Contact point gender	MALE
Contact material	POWER-COPPER ALLOY; SIGNAL-PHOSPHOR BRONZE
Contact resistance	20 mΩ
Contact style	HYBRID
DIN compliance	NO
Dielectric withstand voltage	2500VDC V
Durability	200 Cycles
Filter function	NO
IEC compliance	NO
maximum insertion force	.973 N
Insulation resistance	500000000 Ω
insulator material	GLASS FILLED POLYETHYLENE
JESD-609 code	e3
MIL compliance	NO
Mixed contacts	YES
Installation option 1	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
Number of rows loaded	4
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
Options	GENERAL PURPOSE
Rated current (signal)	3 A
Guideline	UL
Terminal length	0.135 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	37
UL Flammability Code	94V-0
Evacuation force-minimum value	.17792 N

PDM: Rev:L

STATUS:

Released

Printed: Dec 20, 2010

Multi-core DSP C6678 SRIO interface debugging record: [size=4]The designed board has reached the SRIO debugging stage. On the board, one V6 and two 6678s are interconnected through 4XSRIO, without a switch in between, and finally the communication betwee...; Aguilera DSP and ARM Processors

Some issues with AMBA AXI and WISHBONE: 1 AMBA AHB byte strobe problem For example, my memory is 32 bits wide. ARM is a byte-aligned operation, and the byte is selected by the lower two bits of the address. That is to say, after receiving t...; eeleader FPGA/CPLD

About the processing of clock division in DC script: The clock of the external pin is 400M, divided by 2 to generate 200M script: create_generated_clock -name clk_200 -source clk_400 -divide_by 2 Why does DC display: Error: Required argument 'source_obj...; eeleader FPGA/CPLD

12864 LCD data (very detailed): I hope it will be helpful to you all. Welcome to study and discuss together....; Michaelkeshu DIY/Open Source Hardware

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components