54112-411541750LF datasheet, PDF

54112-411541750LF: DescriptionBoard Connector, 54 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size67KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54112-411541750LF Overview

Board Connector, 54 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
body width	0.19 inch
subject depth	0.689 inch
body length	2.7 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	54112
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.095 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	54
Base Number Matches	1

PDM: Rev:G

STATUS:

Released

Printed: Feb 20, 2009

Why are the results of timing simulation and functional simulation different?: Hello everyone, I am a new learner of Quartus. I recently wrote a program for hitting a table tennis ball and scoring points. But why are the results of timing simulation and functional simulation dif...; prophetbrother FPGA/CPLD

gpio: Why do the results I see from GPADAT appear wrong when my gpio is all set to 0 or 1? Ask for guidance. #include "DSP28x_Project.h" void main(void) { InitSysCtrl(); EALLOW; GpioCtrlRegs.GPAMUX1.bit.GPI...; licheng1990 Microcontroller MCU

SQLite connection statement under wince: Who knows the SQLite link statement under wince?...; jerrygang Embedded System

The latest version of beagleboneBlack has flying wires.: ...; qinkaiabc DSP and ARM Processors

Experts please come in...: This... I'm a novice... Don't bother... I want to use lm324 to make an amplifier circuit to amplify 10 times, but the simulation result using PSPICE8 is not correct... Please give me some advice. [IMG...; ks Analog electronics

FPGA please give me some advice????????????: I'm using an FPGA recently, the chip is ACTEL's A3P060, I have some questions to ask? I've only used CPLD to do simple logic before, but I saw that there are PLL, SRAM, FLASHROM and other resources in...; yanjianguo FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components