EEWORLDEEWORLDEEWORLD

Part Number

Search

5429FCT521ATSO

Description
MULTILEVEL PIPELINE REGISTERS
File Size63KB,7 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

5429FCT521ATSO Overview

MULTILEVEL PIPELINE REGISTERS

MULTILEVEL
PIPELINE REGISTERS
Integrated Device Technology, Inc.
IDT29FCT520AT/BT/CT/DT
IDT29FCT521AT/BT/CT/DT
FEATURES:
A, B, C and D speed grades
Low input and output leakage
≤1µA
(max.)
CMOS power levels
True TTL input and output compatibility
– V
OH
= 3.3V (typ.)
– V
OL
= 0.3V (typ.)
High drive outputs (-15mA I
OH
, 48mA I
OL
)
Meets or exceeds JEDEC standard 18 specifications
Product available in Radiation Tolerant and Radiation
Enhanced versions
Military product compliant to MIL-STD-883, Class B
and DESC listed (dual marked)
Available in DIP, SOIC, SSOP, QSOP, CERPACK and
LCC packages
DESCRIPTION:
The IDT29FCT520AT/BT/CT/DT and IDT29FCT521AT/
BT/CT/DT each contain four 8-bit positive edge-triggered
registers. These may be operated as a dual 2-level or as a
single 4-level pipeline. A single 8-bit input is provided and any
of the four registers is available at the 8-bit, 3-state output.
These devices differ only in the way data is loaded into and
between the registers in 2-level operation. The difference is
illustrated in Figure 1. In the IDT29FCT520AT/BT/CT/DT
when data is entered into the first level (I = 2 or I = 1), the
existing data in the first level is moved to the second level. In
the IDT29FCT521AT/BT/CT/DT, these instructions simply
cause the data in the first level to be overwritten. Transfer of
data to the second level is achieved using the 4-level shift
instruction (I = 0). This transfer also causes the first level to
change. In either part I=3 is for hold.
FUNCTIONAL BLOCK DIAGRAM
D
0
-D
7
8
MUX
I
0
,I
1
2
REGISTER
CONTROL
CLK
1
OCTAL REG. A1
OCTAL REG. B1
OCTAL REG. A2
OCTAL REG. B2
S
0
,S
1
2
MUX
OE
8
2619 drw 01
Y
0
-Y
7
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1994
Integrated Device Technology, Inc.
APRIL 1994
DSC-4215/4
6.2
1
Keyboard anti-shake problem
8 independent interrupt buttons. After the interrupt, first perform delay anti-shake, and then check which button is pressed. After the button check, determine whether the button is released. If relea...
xunmengtaxiang Embedded System
The problem of 485 communication not receiving data in DSP
When there are multiple slaves connected to the 485 communication bus, several slaves start running first and run normally, and can send and receive data; then when more slaves are powered on, they se...
568991873 DSP and ARM Processors
Those of you who love microcontrollers, please share some information
I'm a newbie, can you please share some information?...
plcdcs 51mcu
Experts, please give me some advice
asm(\" BCLR INTM\" ; What does this sentence mean? What does the Bclr instruction mean? Thank you...
tryone Analogue and Mixed Signal
NXP-LPC1788 official evaluation board (free shipping)
I'm a senior now, and I've been tinkering with this NXP for three years. This is almost new. I'm selling it at a low price. If you're interested, you can talk. QQ: 990678775. The information is not as...
closertb Buy&Sell
Valentine's Day, are you ready?
Today is Valentine's Day. I saw several boys holding a bunch of flowers on the street. I guess the people who received the flowers are very happy and sweet, right? Many people must have racked their b...
liuceone Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2118  2831  466  281  1953  43  57  10  6  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号