L6207
DMOS DUAL FULL BRIDGE DRIVER
WITH PWM CURRENT CONTROLLER
s
s
s
s
s
s
s
s
s
s
s
OPERATING SUPPLY VOLTAGE FROM 8 TO 52V
5.6A OUTPUT PEAK CURRENT (2.8A DC)
R
DS(ON)
0.3Ω TYP. VALUE @ T
j
= 25 °C
OPERATING FREQUENCY UP TO 100KHz
NON DISSIPATIVE OVERCURRENT
PROTECTION
DUAL INDEPENDENT CONSTANT t
OFF
PWM
CURRENT CONTROLLERS
SLOW DECAY SYNCHRONOUS
RECTIFICATION
CROSS CONDUCTION PROTECTION
THERMAL SHUTDOWN
UNDER VOLTAGE LOCKOUT
INTEGRATED FAST FREE WHEELING DIODES
PowerDIP24
(20+2+2)
PowerSO36
SO24
(20+2+2)
ORDERING NUMBERS:
L6207N (PowerDIP24)
L6207PD (PowerSO36)
L6207D (SO24)
TYPICAL APPLICATIONS
s
BIPOLAR STEPPER MOTOR
s
DUAL DC MOTOR
DESCRIPTION
The L6207 is a DMOS Dual Full Bridge designed for
motor control applications, realized in MultiPower-
BLOCK DIAGRAM
BCD technology, which combines isolated DMOS
Power Transistors with CMOS and bipolar circuits on
the same chip. The device also includes two inde-
pendent constant off time PWM Current Controllers
that performs the chopping regulation. Available in
PowerDIP24 (20+2+2), PowerSO36 and SO24
(20+2+2) packages, the L6207 features a non-dissi-
pative overcurrent protection on the high side Power
MOSFETs and thermal shutdown.
VBOOT
V
BOOT
V
BOOT
V
BOOT
CHARGE
PUMP
OCD
A
OVER
CURRENT
DETECTION
10V
10V
VS
A
VCP
OUT1
A
OUT2
A
THERMAL
PROTECTION
EN
A
IN1
A
IN2
A
VOLTAGE
REGULATOR
GATE
LOGIC
SENSE
A
PWM
ONE SHOT
MONOSTABLE
MASKING
TIME
+
-
SENSE
COMPARATOR
BRIDGE A
OVER
CURRENT
DETECTION
VS
B
VREF
A
RC
A
10V
5V
OCD
B
OUT1
B
OUT2
B
SENSE
B
VREF
B
RC
B
BRIDGE B
EN
B
IN1
B
IN2
B
GATE
LOGIC
D99IN1085A
September 2003
1/23
L6207
ABSOLUTE MAXIMUM RATINGS
Symbol
V
S
V
OD
Parameter
Supply Voltage
Differential Voltage between
VS
A
, OUT1
A
, OUT2
A
, SENSE
A
and
VS
B
, OUT1
B
, OUT2
B
, SENSE
B
Bootstrap Peak Voltage
Input and Enable Voltage Range
Voltage Range at pins V
REFA
and V
REFB
Test conditions
V
SA
= V
SB
= V
S
V
SA
= V
SB
= V
S
= 60V;
V
SENSEA
= V
SENSEB
= GND
V
SA
= V
SB
= V
S
Value
60
60
Unit
V
V
V
BOOT
V
IN
,V
EN
V
REFA
,
V
REFB
V
S
+ 10
-0.3 to +7
-0.3 to +7
-0.3 to +7
-1 to +4
V
V
V
V
V
A
V
RCA,
V
RCB
Voltage Range at pins RC
A
and
RC
B
V
SENSEA,
V
SENSEB
I
S(peak)
Voltage Range at pins SENSE
A
and SENSE
B
Pulsed Supply Current (for each
V
S
pin), internally limited by the
overcurrent protection
RMS Supply Current (for each
V
S
pin)
Storage and Operating
Temperature Range
V
SA
= V
SB
= V
S
;
t
PULSE
< 1ms
V
SA
= V
SB
= V
S
7.1
I
S
T
stg
, T
OP
2.8
-40 to 150
A
°C
RECOMMENDED OPERATING CONDITIONS
Symbol
V
S
V
OD
Parameter
Supply Voltage
Differential Voltage Between
VS
A
, OUT1
A
, OUT2
A
, SENSE
A
and
VS
B
, OUT1
B
, OUT2
B
, SENSE
B
Voltage Range at pins V
REFA
and V
REFB
Voltage Range at pins SENSE
A
and SENSE
B
RMS Output Current
Operating Junction Temperature
Switching Frequency
-25
(pulsed t
W
< t
rr
)
(DC)
Test Conditions
V
SA
= V
SB
= V
S
V
SA
= V
SB
= V
S
;
V
SENSEA
= V
SENSEB
-0.1
-6
-1
MIN
8
MAX
52
52
Unit
V
V
V
REFA
,
V
REFB
V
SENSEA,
V
SENSEB
I
OUT
T
j
f
sw
5
6
1
2.8
+125
100
V
V
V
A
°C
KHz
2/23
L6207
THERMAL DATA
Symbol
R
th-j-pins
R
th-j-case
R
th-j-amb1
R
th-j-amb1
R
th-j-amb1
R
th-j-amb2
(1)
(2)
(3)
(4)
Description
Maximum Thermal Resistance Junction-Pins
Maximum Thermal Resistance Junction-Case
Maximum Thermal Resistance Junction-Ambient
1
Maximum Thermal Resistance Junction-Ambient
2
Maximum Thermal Resistance Junction-Ambient
3
Maximum Thermal Resistance Junction-Ambient
4
PowerDIP24
18
-
43
-
-
58
SO24
14
-
51
-
-
77
PowerSO36
-
1
-
35
15
62
Unit
°C/W
°C/W
°C/W
°C/W
°C/W
°C/W
Mounted on a multi-layer FR4 PCB with a dissipating copper surface on the bottom side of 6cm
2
(with a thickness of 35µm).
Mounted on a multi-layer FR4 PCB with a dissipating copper surface on the top side of 6cm
2
(with a thickness of 35µm).
Mounted on a multi-layer FR4 PCB with a dissipating copper surface on the top side of 6cm
2
(with a thickness of 35µm), 16 via holes
and a ground layer.
Mounted on a multi-layer FR4 PCB without any heat sinking surface on the board.
PIN CONNECTIONS
(Top View)
GND
N.C.
N.C.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
D02IN1347
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
GND
N.C.
N.C.
VS
B
OUT2
B
N.C.
VBOOT
EN
B
VREF
B
IN2
B
IN1
B
SENSE
B
RC
B
N.C.
OUT1
B
N.C.
N.C.
GND
IN1
A
IN2
A
SENSE
A
RC
A
OUT1
A
GND
GND
OUT1
B
RC
B
SENSE
B
IN1
B
IN2
B
1
2
3
4
5
6
7
8
9
10
11
12
D02IN1346
24
23
22
21
20
19
18
17
16
15
14
13
VREF
A
EN
A
VCP
OUT2
A
VS
A
GND
GND
VS
B
OUT2
B
VBOOT
EN
B
VREF
B
VS
A
OUT2
A
N.C.
VCP
EN
A
VREF
A
IN1
A
IN2
A
SENSE
A
RC
A
N.C.
OUT1
A
N.C.
N.C.
GND
PowerDIP24/SO24
PowerSO36
(5)
(5)
The slug is internally connected to pins 1,18,19 and 36 (GND pins).
3/23
L6207
PIN DESCRIPTION
PACKAGE
SO24/
PowerSO36
PowerDIP24
PIN #
1
2
3
4
PIN #
10
11
12
13
IN1
A
IN2
A
SENSE
A
RC
A
Logic input
Logic input
Power Supply
RC Pin
Bridge A Logic Input 1.
Bridge A Logic Input 2.
Bridge A Source Pin. This pin must be connected to Power
Ground through a sensing power resistor.
RC Network Pin. A parallel RC network connected
between this pin and ground sets the Current Controller
OFF-Time of the Bridge A.
Bridge A Output 1.
Signal Ground terminals. In Power DIP and SO packages,
these pins are also used for heat dissipation toward the
PCB.
Bridge B Output 1.
RC Network Pin. A parallel RC network connected
between this pin and ground sets the Current Controller
OFF-Time of the Bridge B.
Bridge B Source Pin. This pin must be connected to Power
Ground through a sensing power resistor.
Bridge B Input 1
Bridge B Input 2
Bridge B Current Controller Reference Voltage.
Do not leave this pin open or connect to GND.
Bridge B Enable. LOW logic level switches OFF all Power
MOSFETs of Bridge B. This pin is also connected to the
collector of the Overcurrent and Thermal Protection
transistor to implement over current protection.
If not used, it has to be connected to +5V through a
resistor.
Bootstrap Voltage needed for driving the upper Power
MOSFETs of both Bridge A and Bridge B.
Bridge B Output 2.
Bridge B Power Supply Voltage. It must be connected to
the supply voltage together with pin VS
A
.
Bridge A Power Supply Voltage. It must be connected to
the supply voltage together with pin VS
B
.
Bridge A Output 2.
Charge Pump Oscillator Output.
Name
Type
Function
5
6, 7,
18, 19
8
9
15
1, 18,
19, 36
22
24
OUT1
A
GND
Power Output
GND
OUT1
B
RC
B
Power Output
RC Pin
10
11
12
13
14
25
26
27
28
29
SENSE
B
IN1
B
IN2
B
VREF
B
EN
B
Power Supply
Logic Input
Logic Input
Analog Input
Logic Input
(6)
15
16
17
20
21
22
30
32
33
4
5
7
VBOOT
OUT2
B
VS
B
VS
A
OUT2
A
VCP
Supply
Voltage
Power Output
Power Supply
Power Supply
Power Output
Output
4/23
L6207
PIN DESCRIPTION
(continued)
23
8
EN
A
Logic Input
(6)
Bridge A Enable. LOW logic level switches OFF all Power
MOSFETs of Bridge A. This pin is also connected to the
collector of the Overcurrent and Thermal Protection
transistor to implement over current protection.
If not used, it has to be connected to +5V through a
resistor.
Bridge A Current Controller Reference Voltage.
Do not leave this pin open or connect to GND.
24
9
VREF
A
Analog Input
(6)
Also connected at the output drain of the Over current and Thermal protection MOSFET. Therefore, it has to be driven putting in
series a resistor with a value in the range of 2.2KΩ - 180KΩ, recommended 100KΩ.
ELECTRICAL CHARACTERISTICS
(T
amb
= 25 °C, V
s
= 48V, unless otherwise specified)
Symbol
V
Sth(ON)
Parameter
Turn-on Threshold
Test Conditions
Min
6.6
5.6
All Bridges OFF;
T
j
= -25°C to 125°C
(7)
Typ
7
6
5
Max
7.4
6.4
10
Unit
V
V
mA
°C
V
Sth(OFF)
Turn-off Threshold
I
S
Quiescent Supply Current
T
j(OFF)
Thermal Shutdown Temperature
165
Output DMOS Transistors
R
DS(ON)
High-Side Switch ON Resistance T
j
= 25
°C
T
j
=125
°C
(7)
Low-Side Switch ON Resistance
T
j
= 25
°C
T
j
=125
°C
(7)
I
DSS
Leakage Current
EN = Low; OUT = V
S
EN = Low; OUT = GND
Source Drain Diodes
V
SD
t
rr
t
fr
Forward ON Voltage
Reverse Recovery Time
Forward Recovery Time
I
SD
= 2.8A, EN = LOW
I
f
= 2.8A
1.15
300
200
1.3
V
ns
ns
-0.15
0.34
0.53
0.28
0.47
0.4
0.59
0.34
0.53
2
Ω
Ω
Ω
Ω
mA
mA
Logic Input
V
IL
V
IH
I
IL
I
IH
V
th(ON)
V
th(OFF)
V
th(HYS)
Low level logic input voltage
High level logic input voltage
Low Level Logic Input Current
High Level Logic Input Current
Turn-on Input Threshold
Turn-off Input Threshold
Input Threshold Hysteresis
0.8
0.25
GND Logic Input Voltage
7V Logic Input Voltage
1.8
1.3
0.5
-0.3
2
-10
10
2.0
0.8
7
V
V
µA
µA
V
V
V
5/23
京公网安备 11010802033920号
EEWORLD
