2N5884.MOD datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Discrete semiconductor> The transistor> 2N5884.MOD

2N5884.MOD: Description25A, 80V, PNP, Si, POWER TRANSISTOR, TO-204AA, HERMETIC SEALED, METAL, TO-3, 2 PIN; CategoryDiscrete semiconductor The transistor; File Size12KB，1 Pages; ManufacturerSEMELAB

Download Datasheet Parametric Compare View All

2N5884.MOD Overview

25A, 80V, PNP, Si, POWER TRANSISTOR, TO-204AA, HERMETIC SEALED, METAL, TO-3, 2 PIN

2N5884.MOD Parametric

Parameter Name	Attribute value
Parts packaging code	TO-3
package instruction	FLANGE MOUNT, O-MBFM-P2
Contacts	2
Reach Compliance Code	unknown
ECCN code	EAR99
Shell connection	COLLECTOR
Maximum collector current (IC)	25 A
Collector-emitter maximum voltage	80 V
Configuration	SINGLE
Minimum DC current gain (hFE)	20
JEDEC-95 code	TO-204AA
JESD-30 code	O-MBFM-P2
Number of components	1
Number of terminals	2
Package body material	METAL
Package shape	ROUND
Package form	FLANGE MOUNT
Polarity/channel type	PNP
Certification status	Not Qualified
surface mount	NO
Terminal form	PIN/PEG
Terminal location	BOTTOM
Transistor component materials	SILICON
Nominal transition frequency (fT)	4 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

2N5884

Dimensions in mm (inches).

25.15 (0.99)

26.67 (1.05)

10.67 (0.42)

11.18 (0.44)

1.52 (0.06)

3.43 (0.135)

6.35 (0.25)

9.15 (0.36)

Bipolar PNP Device in a

Hermetically sealed TO3

Metal Package.

38.61 (1.52)

39.12 (1.54)

0.97 (0.060)

1.10 (0.043)

29.9 (1.177)

30.4 (1.197)

22.23

(0.875)

max.

16.64 (0.655)

17.15 (0.675)

Bipolar PNP Device.

CEO

= 80V

(case)

3.84 (0.151)

4.09 (0.161)

7.92 (0.312)

12.70 (0.50)

= 25A

All Semelab hermetically sealed products

can be processed in accordance with the

requirements of BS, CECC and JAN,

JANTX, JANTXV and JANS specifications.

TO3 (TO204AA)

PINOUTS

1 – Base

2 – Emitter

Case - Collector

Parameter

CEO

C(CONT)

Test Conditions

Min.

Typ.

Max.

Units

@ 4/10 (V

/ I

)

100

200

* Maximum Working Voltage

This is a shortform datasheet. For a full datasheet please contact

sales@semelab.co.uk.

Semelab Plc reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by Semelab is believed

to be both accurate and reliable at the time of going to press. However Semelab assumes no responsibility for any errors or omissions discovered in its use.

Semelab plc.

Telephone +44(0)1455 556565. Fax +44(0)1455 552612.

E-mail:

sales@semelab.co.uk

Website:

http://www.semelab.co.uk

Generated

31-Jul-02

2N5884.MOD Related Products

	2N5884.MOD
Description	25A, 80V, PNP, Si, POWER TRANSISTOR, TO-204AA, HERMETIC SEALED, METAL, TO-3, 2 PIN
Parts packaging code	TO-3
package instruction	FLANGE MOUNT, O-MBFM-P2
Contacts	2
Reach Compliance Code	unknown
ECCN code	EAR99
Shell connection	COLLECTOR
Maximum collector current (IC)	25 A
Collector-emitter maximum voltage	80 V
Configuration	SINGLE
Minimum DC current gain (hFE)	20
JEDEC-95 code	TO-204AA
JESD-30 code	O-MBFM-P2
Number of components	1
Number of terminals	2
Package body material	METAL
Package shape	ROUND
Package form	FLANGE MOUNT
Polarity/channel type	PNP
Certification status	Not Qualified
surface mount	NO
Terminal form	PIN/PEG
Terminal location	BOTTOM
Transistor component materials	SILICON
Nominal transition frequency (fT)	4 MHz
Base Number Matches	1

Recommended Resources

Multivibrator infrared transmitter circuit

Capacitor filter-between lines

Fluorescent lamp circuit with reactive power compensation

PWM step-down DC converter circuit MAX887

Touch Electronic Doorbell 2

Computer motherboard circuit diagram 810 3_14

Different 51 tutorials 5 Write a real... small program: Earlier, I finished talking about the addressing mode and instruction system of the 51 microcontroller, as well as several basic internal resources that the traditional 8051 has (the so-called traditi...; 辛昕 51mcu

nioss problem: I have built a NIOSS2 minimum system. The hardware platform was compiled successfully. The software used was HELLO_LED in the template. After compiling, it was downloaded into the FPGA, but it did not...; wenhuawu FPGA/CPLD

lwip implements GPRS communication example code: My platform is S3C2410 (ucos-ii) + MC35I. I have ported LWIP1.3.1 on UCOS, but I don't know how to use the given functions in LWIP1.3.1 to implement GPRS communication. Does anyone have relevant code ...; cgl123456 Embedded System

Verilog: Does anyone have an ALU example designed in Verilog? Please give me one (not copied from the Internet)...; 1520415739 FPGA/CPLD

Weird LoadImage() failure: I am using WinCE5.0, and I add my own images to explorebase.rc for HPC. a. If the image is generated by sysgen or build sysgen, when I execute LoadImage, it fails and GetLastError() returns 1814. b. I...; sujd_01 Embedded System

[Bluesun AB32VG1 RISC-V development board] Evaluation environment construction: I have been exposed to arm chips in my work and study. In recent years, risc-v has been popular and I have always been interested in it. I took advantage of the forum activities to apply for a Zhongke...; wanyisq Domestic Chip Exchange

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components