50622-03211-001 datasheet, PDF

50622-03211-001: DescriptionCard Edge Connector, 32 Contact(s), 1 Row(s), Right Angle, 0.02 inch Pitch, Surface Mount Terminal, Locking, Black Insulator; CategoryThe connector The connector; File Size204KB，1 Pages; ManufacturerAces Electronics Co., Ltd.; Environmental Compliance

Download Datasheet Parametric View All

50622-03211-001 Overview

Card Edge Connector, 32 Contact(s), 1 Row(s), Right Angle, 0.02 inch Pitch, Surface Mount Terminal, Locking, Black Insulator

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	unknown
Board mount options	SOLDER HOLDING POSTS
body width	0.077 inch
subject depth	0.199 inch
body length	0.827 inch
Connector type	FFC/FPC CONNECTOR
Contact to complete cooperation	AU
Contact completed and terminated	Gold (Au)
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Dielectric withstand voltage	250VAC V
Durability	20 Cycles
Insulation resistance	50000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e4
Plug contact pitch	0.02 inch
Installation option 1	LOCKING
Installation option 2	LATCH
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	1
Number of rows loaded	1
Maximum operating temperature	85 °C
Minimum operating temperature	-20 °C
PCB contact pattern	RECTANGULAR
Plating thickness	FLASH inch
Rated current (signal)	0.5 A
Guideline	UL
reliability	COMMERCIAL
Terminal pitch	0.508 mm
Termination type	SURFACE MOUNT
Total number of contacts	32
Base Number Matches	1

6657Statically configure serial port general interrupt in sys/bios: [i=s] This post was last edited by niguangyixia on 2018-12-5 10:41[/i] [font="][size=14px]Help needed:[/size][/font] [font="][size=14px]The serial port interrupts of routine 6657 have been adjusted by...; niguangyixia DSP and ARM Processors

Signals crossing two clock domains: A signal to another clock domainLet's say a signal from clkA domain is needed in clkB domain. It needs to be "synchronized" to clkB domain, so we want to build a "synchronizer" design, which takes a s...; eeleader FPGA/CPLD

ALTERA DDR2 IP customization problem (local_init_done): I used CYCLONEIII chip, customized DDR2 IP core, and then used SINALTAP to capture signals directly. I found that the reason for the failure to read and write was that local_init_done was always low, ...; zht24kobe FPGA/CPLD

Cyclone V official Chinese data sheet collection: [i=s]This post was last edited by eXiaoqiang2013 on 2015-11-29 22:58[/i] [color=#999999]Cyclone V Series Chinese Datasheet, official Chinese datasheet collection, with bookmarks. Contains three volume...; e小强2013 FPGA/CPLD

"Design and Application Examples of Single Chip Microcomputer Fuzzy Control System": The knowledge of "Design and Application Examples of Single-Chip Microcomputer Fuzzy Control Systems" will never be out of date. Let's make progress together. Come on!...; cuizhihao MCU

Optical access network GPON is becoming more and more dynamic: In the field of optical access network, whether to use EPON technology or GPON technology has become the focus of discussion in the industry. In fact, there is no question of which technology is bette...; liudong2008lldd RF/Wirelessly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components