EEWORLDEEWORLDEEWORLD

Part Number

Search

HZU12A2L

Description
12.15 V, 0.15 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE
CategoryDiscrete semiconductor    diode   
File Size67KB,6 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric View All

HZU12A2L Overview

12.15 V, 0.15 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE

HZU12A2L Parametric

Parameter NameAttribute value
MakerRenesas Electronics Corporation
package instructionULTRA SMALL, URP, 2 PIN
Contacts2
Reach Compliance Codecompli
ECCN codeEAR99
ConfigurationSINGLE
Diode component materialsSILICON
Diode typeZENER DIODE
Maximum dynamic impedance80 Ω
JESD-30 codeR-PDSO-G2
Number of components1
Number of terminals2
Maximum operating temperature150 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
polarityUNIDIRECTIONAL
Maximum power dissipation0.15 W
Certification statusNot Qualified
Nominal reference voltage12.15 V
surface mountYES
technologyZENER
Terminal formGULL WING
Terminal locationDUAL
Maximum voltage tolerance2.06%
Working test current0.5 mA
HZU-L Series
Silicon Planar Zener Diode for Low Noise Application
REJ03G0043-0400
Rev.4.00
Oct.29.2007
Features
Diode noise level of this series is approximately 1/3-1/10 lower than the HZ series.
Low leakage and low zener impedance.
Wide spectrum from 5.2 V through 14.3 V of zener voltage provide flexible application.
Ultra small Resin Package (URP) is suitable for surface mount design.
Ordering Information
Part No.
HZU-L Series
Laser Mark
Let to Mark Code
Package Name
URP
Package Code
PTSP0002ZA-A
Pin Arrangement
Cathode mark
Mark
1
061
2
1. Cathode
2. Anode
REJ03G0043-0400 Rev.4.00 Oct 29, 2007
Page 1 of 5
DSP-Sitara premium courses are coming soon!
[font=楷体,楷体_GB2312][size=6][color=red] Let me tell you in advance that TI's premium course - DSP-Sitara will be online tomorrow! Are you ready to start learning? [/color]:victory: [/size][/font]...
maylove DSP and ARM Processors
What is the difference between the RAM generated by the reg [] mem [] statement and the RAM generated by the IP core in terms of the resources used by the FPGA...
Is there any difference between the RAM generated by reg [] mem [] statement and the RAM generated by IP core in terms of using FPGA resources? Does the RAM generated by the former use the basic units...
kimi170 FPGA/CPLD
What are the conditions for enabling the serial port interrupt USART_INT_IDLE of GD32F103?
When I initialized UART, I added the idle setting. usart_enable(USART0);/* enable USART0 receive interrupt */ usart_interrupt_enable(USART0, USART_INT_RBNE); usart_interrupt_enable(USART0, USART_INT_I...
bigbat Domestic Chip Exchange
Design of large LED display system based on FPGA+MCU
The traditional large-scale LED display system uses MCU, ARM or PLD as the core control chip. The design and implementation of the LED display control system with FPGA as the core is relatively comple...
Aguilera DSP and ARM Processors
DCDC, 24V to 12V
The car power supply needs to convert 24V to 12v, which can be achieved using DCDC!...
9526tao Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 497  329  2008  1271  2604  11  7  41  26  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号