54242-820-42-1250 datasheet, PDF

54242-820-42-1250: DescriptionBoard Stacking Connector, 42 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator,; CategoryThe connector The connector; File Size86KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54242-820-42-1250 Overview

Board Stacking Connector, 42 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1319528914
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	8.5
body width	0.19 inch
subject depth	0.492 inch
body length	4.2 inch
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (15) OVER NICKEL (50)/GOLD FLASH OVER PALLADIUM NICKEL (15)
Contact completed and terminated	MATTE TIN OVER NICKEL
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	1500VAC V
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
JESD-609 code	e3
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL, CSA
Terminal pitch	2.54 mm
Termination type	SURFACE MOUNT
Total number of contacts	42

PDS: Rev :L

STATUS:Released

Printed: Feb 23, 2015

Design of tft_lcd peripheral integrated drive circuit: Design of tft_lcd peripheral integrated drive circuit...; songbo MCU

English version of Verilog programming experience collection: Verilog programming experience shared with brothers...; eeleader FPGA/CPLD

If you have a temper, you can figure it out with your head?: #includeiostream using namespace std;#define SQUARE(a) ((a)*(a)*(a)) #define SQL(a) ((a)*(a))int main(void) {int a = 5, d = 5, e = 5;int b = 0;int c = 0;int f = 0;c = SQUARE(d++);b = SQUARE(++a); f = ...; shilaike Microcontroller MCU

MCU Minimum System: [i=s]This post was last edited by paulhyde on 2014-9-15 09:20[/i] I want to make a single-chip minimum system recently. I don't know whether I should buy a development board or solder it myself. It sh...; liuyong1989 Electronics Design Contest

[Waiting for you to complain] The first issue of PCB complaints is here~~: [i=s]This post was last edited by okhxyyo on 2015-7-17 13:25[/i] {:1_143:}Thank you all for your active participation. The first PCB appreciation activity of [Waiting for you to complain - take a look...; okhxyyo PCB Design

Freescale FreeLink issues: I have a Freescale FreeLink mini board, and the Freelink driver has been installed successfully. I installed IAR FOR ARM, and configured it according to the manual, but I cannot debug. I found that th...; chenbingjy NXP MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components