EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-104-60-1100LF

Description
Board Connector, 120 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,
CategoryThe connector    The connector   
File Size107KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54122-104-60-1100LF Overview

Board Connector, 120 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

54122-104-60-1100LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid305983410
Reach Compliance Codecompliant
Country Of OriginFrance
ECCN codeEAR99
YTEOL9.1
body width0.19 inch
subject depth0.433 inch
body length3 inch
Body/casing typeRECEPTACLE
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Filter functionNO
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialPOLYETHYLENE
JESD-609 codee3
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Mixed contactsNO
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness30u inch
Rated current (signal)3 A
GuidelineUL, CSA
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts60
PDM: Rev:K
STATUS:
Released
Printed: Mar 10, 2011
.
I need help from experts who have used Altera FFT IP core, help~~~~~~~~~
I need to call the Altera FFT IP core in my project, but it is not authorized. There is a one-hour time limit. Why is it that every time I simulate, the functional simulation is fine, but the timing s...
pyqxh123 FPGA/CPLD
"Community Lecture Hall" Logic Synthesis of High Design Reliability in DO-254 (VIII) - Design Analysis Report
Reports generated by tools are often very useful in reviewing designs and understanding how the tools are performing. Synthesis tools can generate reports on how the synthesis tool processes the desig...
心仪 FPGA/CPLD
Sinlinx A33 Development Board Android Development (Part 1)
[i=s]This post was last edited by Niubility-a on 2018-12-17 11:38[/i] Sinlinx A33 Development Board Android Development (Part 1) [b][color=#5E7384]This content was originally created by EEWORLD forum ...
Niubility-a Linux and Android
+SL GetStatus 0x37120 Problem
How to remove the automatic feedback information of the serial port of the development board s3c2410? For example, connect the development board and the PC, open the serial port software on the PC, an...
pcbrf Embedded System
Classic weak photocurrent voltage preamplifier circuit, please help analyze it!!!
The output cross line has a point, and the cross lines are connected...Note: The photoelectric tube above receives a low-frequency modulated pulse signal. What role does the first op amp in this circu...
hf97852 Analog electronics
I want a circuit diagram of a coil measured with an oscilloscope
This circuit can be used to measure various coils, such as TV high voltage, motor windings, transformers, etc. Thank you...
ts乖乖伟 DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2757  1973  33  1422  1225  56  40  1  29  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号