EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-413-09-1000RLF

Description
Board Connector, 18 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,
CategoryThe connector    The connector   
File Size107KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54122-413-09-1000RLF Overview

Board Connector, 18 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,

54122-413-09-1000RLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid306156833
Reach Compliance Codecompliant
Country Of OriginFrance
ECCN codeEAR99
YTEOL9.4
body width0.19 inch
subject depth0.394 inch
body length0.9 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationSN ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialPOLYETHYLENE
JESD-609 codee3
Manufacturer's serial number54122
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness79u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER KINKED LEADS
Total number of contacts18
PDM: Rev:K
STATUS:
Released
Printed: Mar 10, 2011
.
High-speed AD data acquisition, asynchronous FIFO, or dual-port RAM
RT acts as an oscilloscope, FPGA collects data and sends it to STM32 for display. Experienced friends please give me some advice....
523335234 FPGA/CPLD
Modification of sensitive variable table after ISE VHDL synthesis
After synthesis, I added sensitive variables according to the warning, but the program does not run. I want to know, after synthesis, I must remove the latch according to the warning, but must I add s...
timdong FPGA/CPLD
An unavoidable problem in electronic product design—EMI pre-compliance testing and debugging
EMI pre-compliance test and debugging have become an unavoidable problem for engineers in electronic product design.It is difficult to pass the expensive EMI compliance test in one go.It is difficult ...
肥兔子 Download Centre
Polling pin level
DSP INT1 pin is connected to the status input signal of external device. Now I need to judge whether INT1 level is high or low to execute other programs. I have not realized it by judging IFR bit. How...
ztttt2001 Embedded System
About 485
Hello everyone: I want to use 485 bus for transmission, but I am not familiar with 485. Can you give me some good methods and information? Email: dpjkf@163.com...
hargendazs Embedded System
What is the future of TI Stellaris, which has the same core as STM32?
In the past year, I guess the most mentioned thing by my friends is stm32. I remember reading Xiaolian's article. The key to the success of the promotion of microcontroller products lies in: Is the de...
soso stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 679  1764  1988  377  1247  14  36  41  8  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号